{"id":"https://openalex.org/W1987257369","doi":"https://doi.org/10.1109/mdt.2012.2184072","title":"On Deploying Scan Chains for Data Storage in Test Compression Environment","display_name":"On Deploying Scan Chains for Data Storage in Test Compression Environment","publication_year":2012,"publication_date":"2012-01-12","ids":{"openalex":"https://openalex.org/W1987257369","doi":"https://doi.org/10.1109/mdt.2012.2184072","mag":"1987257369"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2012.2184072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2184072","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062503551","display_name":"Dariusz Czysz","orcid":null},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"D. Czysz","raw_affiliation_strings":["Mentor Graphics Corporation, USA","Mentor Graphics Corp. Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp. Wilsonville, OR, USA","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I105695857","display_name":"Siemens (Hungary)","ror":"https://ror.org/01rk7mv85","country_code":"HU","type":"company","lineage":["https://openalex.org/I105695857","https://openalex.org/I1325886976"]},{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["HU","US"],"is_corresponding":false,"raw_author_name":"G. Mrugalski","raw_affiliation_strings":["Mentor Graphics Corporation, USA","Mentor Graphics Polska, Pozna\u00f1, Poland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Polska, Pozna\u00f1, Poland#TAB#","institution_ids":["https://openalex.org/I105695857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Mukherjee","raw_affiliation_strings":["Mentor Graphics Corporation, USA","Mentor Graphics Corp., Wilsonville, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp., Wilsonville, Oregon, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110218833","display_name":"J. Rajski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, USA","Mentor Graphics Corp., Wilsonville, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, USA","institution_ids":["https://openalex.org/I4210156212"]},{"raw_affiliation_string":"Mentor Graphics Corp., Wilsonville, Oregon, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"J. Tyszer","raw_affiliation_strings":["Pozna\u0144 University of Technology, Poland","Fac. of Electron. & Telecommun., Poznan Univ. of Technol., Poznan, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pozna\u0144 University of Technology, Poland","institution_ids":["https://openalex.org/I46597724"]},{"raw_affiliation_string":"Fac. of Electron. & Telecommun., Poznan Univ. of Technol., Poznan, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4484,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80790229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"30","issue":"1","first_page":"68","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.8326616287231445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.684744119644165},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6545741558074951},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6386120915412903},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5975023508071899},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5811496376991272},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5093668699264526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49978113174438477},{"id":"https://openalex.org/keywords/decompression","display_name":"Decompression","score":0.4710637927055359},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.46582266688346863},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4594195485115051},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4225253462791443},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3707202970981598},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.34107694029808044},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2671879529953003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.211614191532135},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.19853419065475464},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11319378018379211},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09842187166213989},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09240752458572388},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.0839114785194397}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.8326616287231445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.684744119644165},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6545741558074951},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6386120915412903},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5975023508071899},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5811496376991272},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5093668699264526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49978113174438477},{"id":"https://openalex.org/C2779480328","wikidata":"https://www.wikidata.org/wiki/Q1183684","display_name":"Decompression","level":2,"score":0.4710637927055359},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.46582266688346863},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4594195485115051},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4225253462791443},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3707202970981598},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.34107694029808044},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2671879529953003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.211614191532135},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.19853419065475464},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11319378018379211},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09842187166213989},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09240752458572388},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.0839114785194397},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C141071460","wikidata":"https://www.wikidata.org/wiki/Q40821","display_name":"Surgery","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2012.2184072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2012.2184072","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2101900253","https://openalex.org/W2107800433","https://openalex.org/W2118236186","https://openalex.org/W2122983144","https://openalex.org/W2129422431","https://openalex.org/W2135627440","https://openalex.org/W2143460418","https://openalex.org/W2151036782","https://openalex.org/W2156277179","https://openalex.org/W4246712448","https://openalex.org/W7075707051"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2408214455","https://openalex.org/W2075356617","https://openalex.org/W4248388540","https://openalex.org/W2364150359","https://openalex.org/W2150968905","https://openalex.org/W2060366923","https://openalex.org/W2019719714","https://openalex.org/W1988614986","https://openalex.org/W2926160395"],"abstract_inverted_index":{"In":[0],"this":[1],"study":[2],"the":[3,7,26,30,47,52],"authors":[4],"show":[5],"how":[6],"interface":[8],"between":[9],"automatic":[10],"test":[11,53],"equipment":[12],"(ATE)":[13],"and":[14,49,71],"on-chip":[15],"decompression":[16,36],"logic":[17],"can":[18],"be":[19],"improved":[20],"by":[21],"a":[22,34,63],"smart":[23],"reuse":[24],"of":[25,33,40],"scan":[27,41,59],"chains.":[28],"Storing":[29],"parent":[31],"patterns":[32],"modular":[35],"scheme":[37],"in":[38],"groups":[39],"chains":[42],"avoids":[43],"multiple":[44],"loads":[45],"from":[46],"ATE":[48],"thus":[50],"reduces":[51],"time.":[54],"The":[55],"presented":[56],"algorithm":[57],"for":[58],"chain":[60],"selection":[61],"allows":[62],"flexible":[64],"bandwidth":[65],"management":[66],"while":[67],"preserving":[68],"encoding":[69],"efficiency":[70],"fault":[72],"coverage.":[73]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}