{"id":"https://openalex.org/W1966998099","doi":"https://doi.org/10.1109/mdt.2010.95","title":"The Dawn of Predictive Chip Yield Design: Along and Beyond the Memory Lane","display_name":"The Dawn of Predictive Chip Yield Design: Along and Beyond the Memory Lane","publication_year":2010,"publication_date":"2010-09-07","ids":{"openalex":"https://openalex.org/W1966998099","doi":"https://doi.org/10.1109/mdt.2010.95","mag":"1966998099"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2010.95","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2010.95","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajiv Joshi","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, USA","IBM T. J. Watson Labs., Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T. J. Watson Labs., Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071376756","display_name":"Rouwaida Kanj","orcid":"https://orcid.org/0000-0002-3519-2917"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rouwaida Kanj","raw_affiliation_strings":["IBM Systems and Technology Group, India","IBM, round Rock"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, India","institution_ids":[]},{"raw_affiliation_string":"IBM, round Rock","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111980639","display_name":"Antonio Pelella","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Pelella","raw_affiliation_strings":["IBM Systems and Technology Group, India","IBM Corporation#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, India","institution_ids":[]},{"raw_affiliation_string":"IBM Corporation#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041802707","display_name":"Arthur tuminaro","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arthur tuminaro","raw_affiliation_strings":["IBM Systems and Technology Group, India","IBM Corporation#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, India","institution_ids":[]},{"raw_affiliation_string":"IBM Corporation#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111598082","display_name":"Y.H. Chan","orcid":"https://orcid.org/0009-0004-4911-4233"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]},{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuen Chan","raw_affiliation_strings":["IBM Austin Research Laboratory, USA","IBM Corporation#TAB#"],"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Corporation#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5105554115"],"corresponding_institution_ids":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.7111882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"27","issue":"6","first_page":"36","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6498382091522217},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5906586050987244},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.579666018486023},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5670597553253174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5626111626625061},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.513526976108551},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4662707448005676},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4365878105163574},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4256441593170166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2778949737548828},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22827544808387756},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1688932180404663},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15578553080558777}],"concepts":[{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6498382091522217},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5906586050987244},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.579666018486023},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5670597553253174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5626111626625061},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.513526976108551},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4662707448005676},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4365878105163574},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4256441593170166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2778949737548828},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22827544808387756},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1688932180404663},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15578553080558777},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2010.95","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2010.95","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1539533361","https://openalex.org/W2084416612","https://openalex.org/W2088072859","https://openalex.org/W2101264278","https://openalex.org/W2108825195","https://openalex.org/W2118961280","https://openalex.org/W2120353978","https://openalex.org/W2127021486","https://openalex.org/W2138021254","https://openalex.org/W2149800194","https://openalex.org/W3149402879","https://openalex.org/W4253856301"],"related_works":["https://openalex.org/W2123019487","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W4235353373"],"abstract_inverted_index":{"Editor's":[0],"note:Statistical":[1],"approaches":[2],"for":[3],"yield":[4],"estimation":[5],"and":[6,29,38],"robust":[7],"design":[8,15,28],"are":[9],"vital":[10],"in":[11],"the":[12],"current":[13],"variation-dominated":[14],"era.":[16],"This":[17],"article":[18],"presents":[19],"a":[20],"mixture":[21],"importance":[22],"sampling":[23],"methodology":[24],"to":[25,35],"enable":[26],"yield-driven":[27],"extends":[30],"its":[31],"application":[32],"beyond":[33],"memories":[34],"peripheral":[36],"circuits":[37],"logic":[39],"blocks.\u2014Rahul":[40],"Rao,":[41],"IBM":[42]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}