{"id":"https://openalex.org/W2077105843","doi":"https://doi.org/10.1109/mdt.2009.105","title":"3D DRAM Design and Application to 3D Multicore Systems","display_name":"3D DRAM Design and Application to 3D Multicore Systems","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2077105843","doi":"https://doi.org/10.1109/mdt.2009.105","mag":"2077105843"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2009.105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2009.105","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100706029","display_name":"Hongbin Sun","orcid":"https://orcid.org/0000-0003-2153-2906"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongbin Sun","raw_affiliation_strings":["Xi'an Jiaotong University, China","Xi\u2019an JiaoTong University, Xi\u2019an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Xi\u2019an JiaoTong University, Xi\u2019an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027322804","display_name":"Jibang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]},{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Jibang Liu","raw_affiliation_strings":["Xi'an Jiaotong University, China","Rensselaer Polytech., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xi'an Jiaotong University, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Rensselaer Polytech., NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052458508","display_name":"Rakesh Anigundi","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]},{"id":"https://openalex.org/I19268510","display_name":"Qualcomm (United Kingdom)","ror":"https://ror.org/04d3djg48","country_code":"GB","type":"company","lineage":["https://openalex.org/I19268510","https://openalex.org/I4210087596"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Rakesh S. Anigundi","raw_affiliation_strings":["Rensselaer Polytechnic Institute, USA","[Qualcomm, San Diego, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"[Qualcomm, San Diego, CA, USA]","institution_ids":["https://openalex.org/I19268510"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047405956","display_name":"Nanning Zheng","orcid":"https://orcid.org/0000-0003-1608-8257"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]},{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Nanning Zheng","raw_affiliation_strings":["Rensselaer Polytechnic Institute, USA","Xi\u2019an JiaoTong University, Xi\u2019an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Xi\u2019an JiaoTong University, Xi\u2019an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013938273","display_name":"Jian-Qiang L\u00fc","orcid":"https://orcid.org/0000-0001-9209-3811"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian-Qiang Lu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, USA","Rensselaer Polytech., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytech., NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026459097","display_name":"Kenneth Rose","orcid":"https://orcid.org/0000-0001-9463-2647"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth Rose","raw_affiliation_strings":["Rensselaer Polytechnic Institute, USA","Rensselaer Polytech., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer Polytech., NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100378820","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0003-2477-7140"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["QUALCOMM, Inc.orporated, USA","Rensselaer Polytech., NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"QUALCOMM, Inc.orporated, USA","institution_ids":["https://openalex.org/I4210087596"]},{"raw_affiliation_string":"Rensselaer Polytech., NY, USA","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.0624,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.9669661,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"26","issue":"5","first_page":"36","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8622033596038818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7298803329467773},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.725667417049408},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.6967098712921143},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6940323710441589},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.605381965637207},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6022093892097473},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5615594983100891},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5575639605522156},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4640921950340271},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45801061391830444},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4360063672065735},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4164932370185852},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39683833718299866},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.26227104663848877},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20426669716835022},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1848665177822113},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1362694799900055},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11090654134750366},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.1082046627998352}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8622033596038818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7298803329467773},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.725667417049408},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.6967098712921143},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6940323710441589},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.605381965637207},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6022093892097473},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5615594983100891},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5575639605522156},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4640921950340271},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45801061391830444},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4360063672065735},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4164932370185852},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39683833718299866},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.26227104663848877},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20426669716835022},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1848665177822113},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1362694799900055},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11090654134750366},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.1082046627998352},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2009.105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2009.105","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2044206819","https://openalex.org/W2046574526","https://openalex.org/W2097538613","https://openalex.org/W2117816012","https://openalex.org/W2122636510","https://openalex.org/W2126716774","https://openalex.org/W2130418369","https://openalex.org/W2131413854","https://openalex.org/W2143807959","https://openalex.org/W2144005128","https://openalex.org/W2171148960","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2532617734","https://openalex.org/W2547220881","https://openalex.org/W2555826082","https://openalex.org/W1603816627","https://openalex.org/W2516517078","https://openalex.org/W2131029245","https://openalex.org/W2077105843","https://openalex.org/W2173219398","https://openalex.org/W2180663262","https://openalex.org/W1999991706"],"abstract_inverted_index":{"Editor's":[0],"note:From":[1],"a":[2,23],"system":[3],"architecture":[4,26],"perspective,":[5],"3D":[6,24,33,44],"technology":[7],"can":[8],"satisfy":[9],"the":[10,29],"high":[11],"memory":[12,42],"bandwidth":[13],"demands":[14],"that":[15],"future":[16],"multicore/manycore":[17],"architectures":[18],"require.":[19],"This":[20],"article":[21],"presents":[22],"DRAM":[25,34],"design":[27],"and":[28,40],"potential":[30],"for":[31,36],"using":[32],"stacking":[35],"both":[37],"L2":[38],"cache":[39],"main":[41],"in":[43],"multicore":[45],"architecture.\u2014Yuan":[46],"Xie,":[47],"Pennsylvania":[48],"State":[49],"University":[50]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":10}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}