{"id":"https://openalex.org/W2145125899","doi":"https://doi.org/10.1109/mdt.2006.159","title":"Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor Design","display_name":"Using Adaptive Circuits to Mitigate Process Variations in a Microprocessor Design","publication_year":2006,"publication_date":"2006-06-01","ids":{"openalex":"https://openalex.org/W2145125899","doi":"https://doi.org/10.1109/mdt.2006.159","mag":"2145125899"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2006.159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2006.159","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design and Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053764248","display_name":"E. Fetzer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eric Fetzer","raw_affiliation_strings":["Intel Corporation, USA","Intel, Fort Collins, CO"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel, Fort Collins, CO","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5053764248"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":6.3936,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.9673953,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"23","issue":"6","first_page":"476","last_page":"483"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7447870373725891},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6571498513221741},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6155379414558411},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5916078090667725},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5345702767372131},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5253802537918091},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4969330132007599},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.46329793334007263},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4167556166648865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40945714712142944},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38924768567085266},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33647435903549194},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3128548860549927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.267818808555603},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10430622100830078}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7447870373725891},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6571498513221741},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6155379414558411},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5916078090667725},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5345702767372131},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5253802537918091},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4969330132007599},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.46329793334007263},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4167556166648865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40945714712142944},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38924768567085266},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33647435903549194},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3128548860549927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.267818808555603},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10430622100830078},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2006.159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2006.159","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design and Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1484942048","https://openalex.org/W1488906674","https://openalex.org/W1514437667","https://openalex.org/W1522269972","https://openalex.org/W1550853505","https://openalex.org/W1989793850","https://openalex.org/W2033346530","https://openalex.org/W2047910845","https://openalex.org/W2116295078","https://openalex.org/W2141425839","https://openalex.org/W2148720570","https://openalex.org/W2543171663"],"related_works":["https://openalex.org/W2112096947","https://openalex.org/W2135304237","https://openalex.org/W966343942","https://openalex.org/W1992148151","https://openalex.org/W2015799581","https://openalex.org/W2075934899","https://openalex.org/W2162517327","https://openalex.org/W2073680493","https://openalex.org/W4206210640","https://openalex.org/W1596984630"],"abstract_inverted_index":{"This":[0,89],"case":[1],"study":[2],"discusses":[3],"how":[4],"to":[5,14,58,135,157,171,176],"use":[6,131,164],"adaptive":[7,41,50,78,95,114,133,166],"circuits":[8,115,134],"in":[9,73],"a":[10,120],"big":[11],"dual-core":[12],"microprocessor":[13],"combat":[15],"process":[16,28],"variation.":[17,29],"The":[18],"large":[19],"die":[20],"size":[21],"also":[22],"makes":[23],"it":[24],"suffer":[25],"more":[26,132,155],"on-die":[27],"To":[30],"prevent":[31],"continuous":[32],"design":[33,37,75],"updates":[34],"or":[35],"multiple":[36],"optimizations,":[38],"designs":[39,79],"incorporate":[40],"techniques":[42,51,175],"that":[43],"achieve":[44,136],"the":[45,97,103,117,137,158],"highest":[46,138],"performance":[47,139],"possible.":[48,142],"Although":[49],"are":[52,116],"not":[53],"new,":[54],"having":[55],"been":[56],"implemented":[57],"some":[59],"degree":[60],"for":[61],"generations":[62],"(for":[63],"example,":[64],"self-calibrating":[65],"I/O),":[66],"they":[67],"have":[68],"taken":[69],"significant":[70],"new":[71,173],"roles":[72],"many":[74],"aspects.":[76],"As":[77,123],"proliferate,":[80],"increasing":[81,163],"amounts":[82],"of":[83,94,119,165],"effort":[84],"go":[85],"into":[86],"testing":[87],"them.":[88],"article":[90],"presented":[91],"two":[92],"types":[93],"systems:":[96],"silicon-optimizing":[98],"active":[99],"deskew":[100],"system":[101],"and":[102,107,140,181],"silicon-monitoring":[104],"power":[105],"measurement":[106],"cache":[108],"latent-error":[109],"detection":[110],"system.":[111],"However,":[112],"these":[113,152],"tip":[118],"growing":[121],"iceberg.":[122],"variability":[124],"increasingly":[125],"affects":[126],"designs,":[127],"designers":[128,168],"will":[129,150,169],"likely":[130],"reliability":[141,182],"New":[143],"scaling":[144],"issues,":[145],"such":[146],"as":[147],"erratic":[148],"bits,":[149],"make":[151],"adaptations":[153],"even":[154],"necessary":[156],"design's":[159],"fundamental":[160],"operation.":[161],"With":[162],"circuits,":[167],"need":[170],"develop":[172],"test":[174],"ensure":[177],"high":[178],"part":[179],"quality":[180]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}