{"id":"https://openalex.org/W2135428045","doi":"https://doi.org/10.1109/mdt.2006.130","title":"Modeling Embedded Systems: From SystemC and Esterel to DFCharts","display_name":"Modeling Embedded Systems: From SystemC and Esterel to DFCharts","publication_year":2006,"publication_date":"2006-05-01","ids":{"openalex":"https://openalex.org/W2135428045","doi":"https://doi.org/10.1109/mdt.2006.130","mag":"2135428045"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2006.130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2006.130","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077933011","display_name":"Ivan Radojevic","orcid":null},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":true,"raw_author_name":"I. Radojevic","raw_affiliation_strings":["University of Auckland, New Zealand","Dept. of Electr. & Comput. Eng., Auckland Univ.#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Auckland Univ.#TAB#","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088166627","display_name":"Zoran Sal\u010di\u0107","orcid":"https://orcid.org/0000-0001-7714-9848"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Z. Salcic","raw_affiliation_strings":["University of Auckland, New Zealand","Dept. of Electr. & Comput. Eng., Auckland Univ.#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Auckland Univ.#TAB#","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076621370","display_name":"Partha S. Roop","orcid":"https://orcid.org/0000-0001-9654-5678"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"P.S. Roop","raw_affiliation_strings":["University of Auckland, New Zealand","Dept. of Electr. & Comput. Eng., Auckland Univ.#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Auckland Univ.#TAB#","institution_ids":["https://openalex.org/I154130895"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077933011"],"corresponding_institution_ids":["https://openalex.org/I154130895"],"apc_list":null,"apc_paid":null,"fwci":1.3937,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81633302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":"5","first_page":"348","last_page":"358"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9900203943252563},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8452029228210449},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.6131531000137329},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6101261377334595},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5584041476249695},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4890087842941284},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.3994492292404175},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3264821767807007},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.32022935152053833}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9900203943252563},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8452029228210449},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.6131531000137329},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6101261377334595},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5584041476249695},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4890087842941284},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.3994492292404175},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3264821767807007},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.32022935152053833}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2006.130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2006.130","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W104652711","https://openalex.org/W1505618619","https://openalex.org/W1571703166","https://openalex.org/W1582918519","https://openalex.org/W1893673839","https://openalex.org/W1994387179","https://openalex.org/W2010945517","https://openalex.org/W2081938726","https://openalex.org/W2091158003","https://openalex.org/W2092172622","https://openalex.org/W2101082593","https://openalex.org/W2101528883","https://openalex.org/W2117120804","https://openalex.org/W2129717347","https://openalex.org/W2169180789","https://openalex.org/W2169687938","https://openalex.org/W2176300081","https://openalex.org/W2547044811","https://openalex.org/W2619380196","https://openalex.org/W4211008702","https://openalex.org/W4231197714","https://openalex.org/W4240317966","https://openalex.org/W4251890011","https://openalex.org/W6604197003"],"related_works":["https://openalex.org/W2146527276","https://openalex.org/W2359630088","https://openalex.org/W2170029576","https://openalex.org/W2078968715","https://openalex.org/W1885396597","https://openalex.org/W2537443402","https://openalex.org/W2106165004","https://openalex.org/W2482675147","https://openalex.org/W2150889004","https://openalex.org/W2119501389"],"abstract_inverted_index":{"This":[0],"article":[1,62],"addresses":[2],"the":[3,25,39],"need":[4,43],"for":[5,11,44],"directly":[6],"expressing":[7],"heterogeneous,":[8],"hierarchical":[9],"behaviors":[10],"modeling":[12,59],"specific":[13],"embedded":[14],"systems.":[15],"After":[16],"analyzing":[17],"two":[18],"existing":[19],"ESL":[20],"languages,":[21],"SystemC":[22,54,66],"and":[23,33,55,67],"Esterel,":[24],"authors":[26],"create":[27],"a":[28,34],"new":[29],"model":[30],"of":[31],"computation":[32],"graphical":[35],"language":[36],"to":[37,53,57],"gain":[38],"direct":[40],"expressivity":[41],"they":[42],"their":[45],"model.":[46],"Although":[47],"researchers":[48],"have":[49],"suggested":[50],"various":[51],"changes":[52],"Esterel":[56,68],"fit":[58],"requirements,":[60],"this":[61],"considers":[63],"mainly":[64],"standard":[65]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}