{"id":"https://openalex.org/W2131716891","doi":"https://doi.org/10.1109/mdt.2004.1261849","title":"Seamless test of digital components in mixed-signal paths","display_name":"Seamless test of digital components in mixed-signal paths","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2131716891","doi":"https://doi.org/10.1109/mdt.2004.1261849","mag":"2131716891"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2004.1261849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2004.1261849","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Ozev","raw_affiliation_strings":["Duke University, USA","Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Duke University, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Duke Univ., Durham, NC, USA#TAB#","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024209595","display_name":"I. Bayraktaroglu","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]},{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Bayraktaroglu","raw_affiliation_strings":["University of California, San Diego, USA","Sun MicroSystems"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"Sun MicroSystems","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["Sun Microsystems, USA","University of California,  San Diego"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, USA","institution_ids":[]},{"raw_affiliation_string":"University of California,  San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058946013"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":1.8431,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85201618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"21","issue":"1","first_page":"44","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7200254201889038},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.628503143787384},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6235232949256897},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.551918089389801},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.5492376089096069},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5275511145591736},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5128133893013},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4755430221557617},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4611307680606842},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.4333184063434601},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42317959666252136},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4160698652267456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26660239696502686},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2230377495288849},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.17504161596298218},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10999158024787903},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.07490852475166321},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07433658838272095}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7200254201889038},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.628503143787384},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6235232949256897},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.551918089389801},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.5492376089096069},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5275511145591736},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5128133893013},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4755430221557617},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4611307680606842},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.4333184063434601},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42317959666252136},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4160698652267456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26660239696502686},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2230377495288849},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.17504161596298218},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10999158024787903},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.07490852475166321},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07433658838272095},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2004.1261849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2004.1261849","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W112977248","https://openalex.org/W1554885925","https://openalex.org/W1574480256","https://openalex.org/W1766888123","https://openalex.org/W1924406256","https://openalex.org/W1966190965","https://openalex.org/W1968346939","https://openalex.org/W2084595773","https://openalex.org/W2095644229","https://openalex.org/W2113796007","https://openalex.org/W2124628240","https://openalex.org/W2130531486","https://openalex.org/W2139363474","https://openalex.org/W2987221203","https://openalex.org/W4302458519"],"related_works":["https://openalex.org/W2385360076","https://openalex.org/W2113725540","https://openalex.org/W1846623049","https://openalex.org/W2135509339","https://openalex.org/W128516171","https://openalex.org/W1863819993","https://openalex.org/W3174096205","https://openalex.org/W2126654308","https://openalex.org/W2109999133","https://openalex.org/W1664405528"],"abstract_inverted_index":{"For":[0],"today's":[1],"large,":[2],"mixed-signal":[3],"designs,":[4],"test":[5,25,32],"generation":[6],"requires":[7],"propagating":[8],"signals":[9],"through":[10,39],"digital":[11,24,28],"and":[12,34],"analog":[13,43],"modules.":[14],"We":[15],"offer":[16],"an":[17],"innovative":[18],"seamless":[19],"approach":[20],"that":[21],"defines":[22],"a":[23,40],"methodology":[26],"for":[27],"modules":[29],"wherein":[30],"the":[31],"inputs":[33],"responses":[35],"can":[36],"be":[37],"propagated":[38],"path":[41],"containing":[42],"signals.":[44]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}