{"id":"https://openalex.org/W2137841989","doi":"https://doi.org/10.1109/mdt.2003.1246164","title":"Automating wave-pipelined circuit design","display_name":"Automating wave-pipelined circuit design","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2137841989","doi":"https://doi.org/10.1109/mdt.2003.1246164","mag":"2137841989"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1246164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246164","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018916343","display_name":"W.J. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.J. Kim","raw_affiliation_strings":["Sun Microsystems, USA","Sun MicroSystems"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, USA","institution_ids":[]},{"raw_affiliation_string":"Sun MicroSystems","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075104564","display_name":"Y.-B. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]},{"id":"https://openalex.org/I87182695","display_name":"Universidad del Noreste","ror":"https://ror.org/02ahky613","country_code":"MX","type":"education","lineage":["https://openalex.org/I87182695"]}],"countries":["MX","US"],"is_corresponding":false,"raw_author_name":"Y.-B. Kim","raw_affiliation_strings":["Northeastern University","northeastern Univ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northeastern University","institution_ids":["https://openalex.org/I87182695"]},{"raw_affiliation_string":"northeastern Univ","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4128,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.82918725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"6","first_page":"51","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9203877449035645},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.785855770111084},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.65029376745224},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.6085436344146729},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.529583215713501},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49720433354377747},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4924386441707611},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4633740484714508},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4435008764266968},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42601120471954346},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3792870044708252},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3605117201805115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33869415521621704},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2890480160713196},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09827974438667297},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06775614619255066}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9203877449035645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.785855770111084},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.65029376745224},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.6085436344146729},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.529583215713501},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49720433354377747},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4924386441707611},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4633740484714508},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4435008764266968},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42601120471954346},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3792870044708252},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3605117201805115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33869415521621704},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2890480160713196},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09827974438667297},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06775614619255066},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1246164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246164","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1503092462","https://openalex.org/W2011778848","https://openalex.org/W2103870427","https://openalex.org/W2108647499","https://openalex.org/W2116042785","https://openalex.org/W2116488749","https://openalex.org/W2133291092","https://openalex.org/W2143310750","https://openalex.org/W2147684585","https://openalex.org/W2160680650","https://openalex.org/W3142818309"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2038511870","https://openalex.org/W2037756218","https://openalex.org/W2123076670","https://openalex.org/W2108495667","https://openalex.org/W2137841989","https://openalex.org/W4389672975","https://openalex.org/W2078506771","https://openalex.org/W1965232212","https://openalex.org/W1987513258"],"abstract_inverted_index":{"Wave":[0,22,44],"pipelining":[1,23],"offers":[2],"faster":[3],"clock":[4],"rates":[5],"than":[6],"conventional":[7],"pipelining;":[8],"however,":[9],"wave-pipelined":[10,62,65,81],"circuit":[11,66],"design":[12,71,82,92],"is":[13,24,47,57,73],"time-consuming":[14],"and":[15,36,39,94],"requires":[16],"a":[17,59,70,86],"high":[18],"level":[19],"of":[20,80],"expertise.":[21],"especially":[25,68],"vulnerable":[26],"to":[27,31],"delay":[28,56],"changes":[29],"due":[30],"variations":[32],"in":[33,40],"process,":[34],"voltage,":[35],"temperature":[37],"(PVT)":[38],"the":[41,51,78,90],"operating":[42],"environment.":[43],"pipelining's":[45],"performance":[46],"also":[48,58],"affected":[49],"by":[50],"minimum-delay":[52],"path.":[53],"Thus,":[54],"minimum":[55],"concern":[60],"for":[61],"circuits.":[63],"Automating":[64],"design,":[67],"generating":[69],"netlist,":[72],"therefore":[74],"challenging.":[75],"To":[76],"automate":[77],"generation":[79],"netlists,":[83],"we":[84],"use":[85],"commercial":[87],"synthesis":[88],"tool,":[89],"synopsys":[91],"compiler,":[93],"delay-balancing":[95],"scripts.":[96]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}