{"id":"https://openalex.org/W2166895173","doi":"https://doi.org/10.1109/mdt.2003.1246163","title":"Implementation of a self-timed segmented bus","display_name":"Implementation of a self-timed segmented bus","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2166895173","doi":"https://doi.org/10.1109/mdt.2003.1246163","mag":"2166895173"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1246163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246163","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075314597","display_name":"Juha Plosila","orcid":"https://orcid.org/0000-0003-4018-5495"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"J. Plosila","raw_affiliation_strings":["University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006379967","display_name":"Tiberiu Seceleanu","orcid":"https://orcid.org/0000-0003-1996-1234"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"T. Seceleanu","raw_affiliation_strings":["University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019546150","display_name":"Pasi Liljeberg","orcid":"https://orcid.org/0000-0002-9392-3589"},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"P. Liljeberg","raw_affiliation_strings":["University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I155660961"],"apc_list":null,"apc_paid":null,"fwci":3.2008,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.93302342,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"6","first_page":"44","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.8602516651153564},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7598459720611572},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7565034031867981},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6130422353744507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5783690810203552},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.4972379505634308},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49607929587364197},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43615877628326416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35587918758392334},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17637604475021362}],"concepts":[{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.8602516651153564},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7598459720611572},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7565034031867981},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6130422353744507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5783690810203552},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.4972379505634308},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49607929587364197},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43615877628326416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35587918758392334},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17637604475021362},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1246163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246163","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1496708548","https://openalex.org/W1544623790","https://openalex.org/W1609287256","https://openalex.org/W2031901094","https://openalex.org/W2039783244","https://openalex.org/W2121914493","https://openalex.org/W2132281350","https://openalex.org/W2171248969"],"related_works":["https://openalex.org/W4230671735","https://openalex.org/W3048238454","https://openalex.org/W4291518372","https://openalex.org/W3097355988","https://openalex.org/W4245683708","https://openalex.org/W1980283343","https://openalex.org/W2156044951","https://openalex.org/W2522500901","https://openalex.org/W2349178742","https://openalex.org/W2168764989"],"abstract_inverted_index":{"We":[0,53],"propose":[1],"an":[2,55],"asynchronous":[3,56],"structure":[4,69],"for":[5,41,60],"implementation":[6,49],"on":[7,113],"a":[8,18,76,99],"SoC.":[9],"An":[10],"intersegment":[11],"topological":[12],"arrangement":[13],"preserves":[14],"parallelization":[15],"and,":[16],"through":[17],"so-called":[19],"central":[20],"arbiter,":[21],"efficiently":[22],"organizes":[23],"communication":[24],"with":[25,117],"high":[26],"signaling":[27],"speed":[28],"in":[29,97,107],"the":[30,35,61,102,108],"proposed":[31,34],"structure.":[32],"Researchers":[33],"concept":[36],"of":[37,50,64,104],"segmenting":[38],"buses":[39],"primarily":[40],"multicomputer":[42],"architectures.":[43],"More":[44],"recent":[45],"approaches":[46],"address":[47],"on-chip":[48],"segmented":[51],"buses.":[52],"present":[54],"segmented-bus":[57],"architecture":[58],"targeted":[59],"modular":[62],"design":[63],"high-performance":[65],"SoC":[66],"applications.":[67],"The":[68],"not":[70],"only":[71],"enables":[72],"faster":[73],"operation":[74],"than":[75],"conventional":[77],"bus":[78],"system":[79,109],"but":[80],"also":[81],"offers":[82],"lower":[83],"power":[84],"consumption":[85],"per":[86],"transferred":[87],"data":[88,105],"item.":[89],"This":[90],"is":[91,95],"possible":[92],"because":[93],"segmentation":[94],"realized":[96],"such":[98],"way":[100],"that":[101],"majority":[103],"transfers":[106],"are":[110],"intrasegment":[111],"transactions":[112],"relatively":[114],"short":[115],"wires":[116],"low":[118],"or":[119],"moderate":[120],"capacitive":[121],"loads.":[122]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}