{"id":"https://openalex.org/W2144532166","doi":"https://doi.org/10.1109/mdt.2003.1246162","title":"Cycle decomposition in NCL","display_name":"Cycle decomposition in NCL","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2144532166","doi":"https://doi.org/10.1109/mdt.2003.1246162","mag":"2144532166"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1246162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246162","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054669531","display_name":"S. Masteller","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Masteller","raw_affiliation_strings":["Theseus Logic, Inc., USA","Theseus Logic Inc., Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Theseus Logic, Inc., USA","institution_ids":["https://openalex.org/I204086833"]},{"raw_affiliation_string":"Theseus Logic Inc., Orlando, FL, USA","institution_ids":["https://openalex.org/I204086833"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069733525","display_name":"L. Steve Sorenson","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Sorenson","raw_affiliation_strings":["Theseus Logic, Inc., USA","Theseus Logic Inc., Orlando, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Theseus Logic, Inc., USA","institution_ids":["https://openalex.org/I204086833"]},{"raw_affiliation_string":"Theseus Logic Inc., Orlando, FL, USA","institution_ids":["https://openalex.org/I204086833"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I204086833"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.21504566,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"20","issue":"6","first_page":"38","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.806068480014801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7030589580535889},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5406022667884827},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4856030344963074},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4744204878807068},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.47269418835639954},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4579012393951416},{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.45127055048942566},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.43303388357162476},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4278351068496704},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4051060080528259},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37558165192604065},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31977468729019165},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.30728453397750854},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.20973336696624756},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16678842902183533},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10474762320518494}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.806068480014801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7030589580535889},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5406022667884827},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4856030344963074},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4744204878807068},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.47269418835639954},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4579012393951416},{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.45127055048942566},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.43303388357162476},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4278351068496704},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4051060080528259},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37558165192604065},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31977468729019165},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.30728453397750854},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.20973336696624756},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16678842902183533},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10474762320518494},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1246162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246162","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2098326421","https://openalex.org/W2117299791","https://openalex.org/W2131249667","https://openalex.org/W2137978379","https://openalex.org/W2159042429"],"related_works":["https://openalex.org/W2498204369","https://openalex.org/W2384756109","https://openalex.org/W2543290882","https://openalex.org/W1549659315","https://openalex.org/W2360161084","https://openalex.org/W1964556228","https://openalex.org/W4210841712","https://openalex.org/W2132665983","https://openalex.org/W4312516786","https://openalex.org/W2886316835"],"abstract_inverted_index":{"In":[0],"null":[1],"convention":[2],"logic":[3,18],"(NCL)":[4],"circuits,":[5],"cycles":[6,66,79],"are":[7,49],"the":[8,26,50,74,89,103,113],"fundamental":[9],"unit":[10],"of":[11,54,76,105,129],"data":[12],"storage,":[13],"roughly":[14],"equivalent":[15],"to":[16,30],"combinational":[17],"bounded":[19],"by":[20,87],"latches":[21],"in":[22],"clocked":[23],"design.":[24],"Implementing":[25],"various":[27],"tools":[28,133],"common":[29],"IC":[31],"design":[32],"flows,":[33],"such":[34],"as":[35],"static":[36,136],"timing":[37,137],"analysis":[38],"and":[39,100,108,142],"scan":[40],"insertion,":[41],"requires":[42],"accurately":[43],"identifying":[44,62,78,88],"these":[45],"cycles.":[46,56],"Threshold":[47],"gates":[48],"basic":[51],"building":[52],"blocks":[53],"NCL":[55,64,71,114],"To":[57],"date,":[58],"mechanisms":[59],"for":[60],"automatically":[61,77],"relevant":[63],"circuit":[65,110],"have":[67],"been":[68],"lacking.":[69],"The":[70],"analyzer":[72,115],"solves":[73],"problem":[75],"from":[80,95],"a":[81,93,106,118],"gate-level":[82],"netlist.":[83],"It":[84],"does":[85],"this":[86],"acknowledge":[90],"signal":[91,98],"feeding":[92],"register":[94],"its":[96],"relative":[97],"polarity":[99],"then":[101],"finding":[102],"intersection":[104],"forward":[107],"reverse":[109],"traversal.":[111],"Although":[112],"is":[116],"currently":[117],"stand-alone":[119],"tool,":[120],"we":[121],"expect":[122],"it":[123],"will":[124],"become":[125],"an":[126],"integral":[127],"part":[128],"nearly":[130],"all":[131],"NCL-specific":[132],"-":[134],"including":[135],"analysis,":[138],"orphan":[139],"checking,":[140],"ATPG,":[141],"possibly":[143],"synthesis.":[144]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}