{"id":"https://openalex.org/W2130530168","doi":"https://doi.org/10.1109/mdt.2003.1246161","title":"Design and characterization of null convention self-timed multipliers","display_name":"Design and characterization of null convention self-timed multipliers","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2130530168","doi":"https://doi.org/10.1109/mdt.2003.1246161","mag":"2130530168"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1246161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246161","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050174943","display_name":"Satish K. Bandapati","orcid":null},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.K. Bandapati","raw_affiliation_strings":["University of Missouri, Rolla, USA","Missouri Univ., Rolla, MO, USA"],"affiliations":[{"raw_affiliation_string":"University of Missouri, Rolla, USA","institution_ids":["https://openalex.org/I20382870"]},{"raw_affiliation_string":"Missouri Univ., Rolla, MO, USA","institution_ids":["https://openalex.org/I20382870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.C. Smith","raw_affiliation_strings":["University of Missouri, Rolla, USA","Missouri Univ., Rolla, MO, USA"],"affiliations":[{"raw_affiliation_string":"University of Missouri, Rolla, USA","institution_ids":["https://openalex.org/I20382870"]},{"raw_affiliation_string":"Missouri Univ., Rolla, MO, USA","institution_ids":["https://openalex.org/I20382870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102967917","display_name":"Minsu Choi","orcid":"https://orcid.org/0000-0002-9104-0563"},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Choi","raw_affiliation_strings":["University of Missouri, Rolla, USA","Missouri Univ., Rolla, MO, USA"],"affiliations":[{"raw_affiliation_string":"University of Missouri, Rolla, USA","institution_ids":["https://openalex.org/I20382870"]},{"raw_affiliation_string":"Missouri Univ., Rolla, MO, USA","institution_ids":["https://openalex.org/I20382870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5050174943"],"corresponding_institution_ids":["https://openalex.org/I20382870"],"apc_list":null,"apc_paid":null,"fwci":3.1295,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.91785796,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"6","first_page":"26","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7164801955223083},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6053423285484314},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4279683828353882},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4196714162826538},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4193144738674164},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4157693684101105},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.36620277166366577},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.352752685546875},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34130287170410156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32739442586898804},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3255559206008911},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32077622413635254},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.284264475107193},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18780380487442017},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1763695478439331},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1121872067451477}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7164801955223083},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6053423285484314},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4279683828353882},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4196714162826538},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4193144738674164},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4157693684101105},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.36620277166366577},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.352752685546875},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34130287170410156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32739442586898804},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3255559206008911},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32077622413635254},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.284264475107193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18780380487442017},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1763695478439331},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1121872067451477},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1246161","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246161","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309568","display_name":"University of Missouri","ror":"https://ror.org/02ymw8z06"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W145557880","https://openalex.org/W309047371","https://openalex.org/W1993922697","https://openalex.org/W2009670233","https://openalex.org/W2098326421","https://openalex.org/W2116467272","https://openalex.org/W2157179403","https://openalex.org/W2164717519","https://openalex.org/W2911717499","https://openalex.org/W6605960049","https://openalex.org/W6610804403"],"related_works":["https://openalex.org/W2075943092","https://openalex.org/W2165946612","https://openalex.org/W2243536805","https://openalex.org/W2170877428","https://openalex.org/W2064341251","https://openalex.org/W2122751245","https://openalex.org/W2132855573","https://openalex.org/W2562888669","https://openalex.org/W1612881768","https://openalex.org/W2139611791"],"abstract_inverted_index":{"We":[0],"present":[1],"various":[2],"4-bit":[3,6],"/spl":[4],"times/":[5],"unsigned":[7],"multipliers":[8],"designed":[9],"using":[10],"the":[11,43,57],"delay-insensitive":[12,49,54,75],"null":[13],"convention":[14],"logic":[15,31,55],"(NCL)":[16],"paradigm.":[17],"They":[18],"represent":[19],"bit-serial,":[20],"iterative,":[21],"and":[22,91],"fully":[23],"parallel":[24],"multiplication":[25],"architectures.":[26],"NCL":[27,41,58,67],"is":[28,36],"a":[29,80,97],"self-timed":[30],"paradigm":[32,59],"in":[33,38,63,83,86],"which":[34],"control":[35],"inherent":[37],"each":[39],"datum.":[40],"follows":[42],"so-called":[44],"weak":[45],"conditions":[46],"of":[47,71,88,109],"Seitz's":[48],"signaling":[50],"scheme.":[51],"Like":[52],"other":[53],"methods,":[56],"assumes":[60],"that":[61],"forks":[62],"wires":[64],"are":[65],"isochronic.":[66],"uses":[68],"symbolic":[69],"completeness":[70],"expression":[72],"to":[73,104],"achieve":[74],"behavior.":[76],"Simulation":[77],"results":[78],"show":[79],"large":[81],"variance":[82],"circuit":[84],"performance":[85],"terms":[87],"power,":[89],"area,":[90],"speed.":[92],"This":[93],"study":[94],"serve":[95],"as":[96],"good":[98],"reference":[99],"for":[100],"designers":[101],"who":[102],"wish":[103],"accomplish":[105],"high-performance,":[106],"low-power":[107],"implementations":[108],"clockless":[110],"digital":[111],"VLSI":[112],"circuits.":[113]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}