{"id":"https://openalex.org/W2148912085","doi":"https://doi.org/10.1109/mdt.2003.1246160","title":"Reducing power dissipation, delay, and area in logic circuits by narrowing transistors","display_name":"Reducing power dissipation, delay, and area in logic circuits by narrowing transistors","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2148912085","doi":"https://doi.org/10.1109/mdt.2003.1246160","mag":"2148912085"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1246160","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246160","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087361387","display_name":"S.H. Unger","orcid":"https://orcid.org/0009-0007-8327-6107"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.H. Unger","raw_affiliation_strings":["Columbia University, USA"],"affiliations":[{"raw_affiliation_string":"Columbia University, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5087361387"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":0.3477,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65527869,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"6","first_page":"18","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7536458969116211},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6143142580986023},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6127863526344299},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5935767889022827},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5526033639907837},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.538859486579895},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5292985439300537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5249159932136536},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5221866965293884},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4853736162185669},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48172667622566223},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.45647838711738586},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.44574418663978577},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.4387173354625702},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42999401688575745},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42829644680023193},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4211670160293579},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.41903048753738403},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.382328599691391},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3585524260997772},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2923855185508728},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14143407344818115},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.06644445657730103}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7536458969116211},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6143142580986023},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6127863526344299},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5935767889022827},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5526033639907837},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.538859486579895},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5292985439300537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5249159932136536},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5221866965293884},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4853736162185669},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48172667622566223},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.45647838711738586},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.44574418663978577},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.4387173354625702},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42999401688575745},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42829644680023193},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4211670160293579},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.41903048753738403},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.382328599691391},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3585524260997772},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2923855185508728},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14143407344818115},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.06644445657730103},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1246160","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246160","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2088115909","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W4245517299"],"related_works":["https://openalex.org/W2140909357","https://openalex.org/W2350960814","https://openalex.org/W4231710159","https://openalex.org/W4390345136","https://openalex.org/W1593138522","https://openalex.org/W2108396794","https://openalex.org/W3160515409","https://openalex.org/W6024065","https://openalex.org/W2155174752","https://openalex.org/W2291831650"],"abstract_inverted_index":{"An":[0],"important":[1],"aspect":[2,70],"of":[3,33,55,71],"fast":[4],"CMOS":[5],"logic-circuit":[6],"design":[7],"is":[8,26,41],"transistor":[9,14],"sizing.":[10],"Designers":[11],"routinely":[12],"set":[13],"channel":[15,34],"lengths":[16],"at":[17,95],"the":[18,21,45,48,96],"minimal":[19],"values":[20],"process":[22],"permits":[23],"(unless":[24],"there":[25],"a":[27,80,89,114],"need":[28],"to":[29,66,101,113],"introduce":[30],"delay).":[31],"Specification":[32],"widths,":[35],"however,":[36],"requires":[37],"careful":[38],"consideration":[39],"and":[40,52,58,75],"based":[42,91],"mainly":[43],"on":[44,53,92],"capacitive":[46],"load":[47],"circuit":[49,72],"must":[50],"drive":[51],"considerations":[54],"energy":[56],"dissipation":[57],"chip":[59],"area.":[60],"Experienced":[61],"designers":[62,100],"use":[63],"heuristic":[64],"techniques":[65],"help":[67],"with":[68],"this":[69,130],"design.":[73],"Sutherland":[74],"his":[76],"associates":[77],"have":[78],"developed":[79],"powerful":[81],"systematic":[82],"method":[83],"called":[84],"logical":[85,120],"effort.":[86],"We":[87],"present":[88],"method,":[90,122],"an":[93],"analysis":[94],"logic":[97,106],"level,":[98],"enables":[99],"identify":[102],"transistors":[103],"in":[104],"certain":[105],"elements":[107],"whose":[108],"channels":[109],"can":[110,127],"be":[111],"narrowed":[112],"minimum":[115],"without":[116],"incurring":[117],"penalties.":[118],"The":[119],"effort":[121],"or":[123],"some":[124],"other":[125],"procedure,":[126],"then":[128],"follow":[129],"preliminary":[131],"step.":[132]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}