{"id":"https://openalex.org/W2048762589","doi":"https://doi.org/10.1109/mdt.2003.1246159","title":"Three generations of asynchronous microprocessors","display_name":"Three generations of asynchronous microprocessors","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2048762589","doi":"https://doi.org/10.1109/mdt.2003.1246159","mag":"2048762589"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1246159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246159","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113509326","display_name":"Alain J. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A.J. Martin","raw_affiliation_strings":["California Institute of Technology, USA","California Institute of Technology Pasadena CA USA"],"affiliations":[{"raw_affiliation_string":"California Institute of Technology, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"California Institute of Technology Pasadena CA USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071046183","display_name":"M. Nystrom","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Nystrom","raw_affiliation_strings":["California Institute of Technology, USA","California Institute of Technology Pasadena CA USA"],"affiliations":[{"raw_affiliation_string":"California Institute of Technology, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"California Institute of Technology Pasadena CA USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036951780","display_name":"Catherine G. Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.G. Wong","raw_affiliation_strings":["California Institute of Technology, USA","California Institute of Technology Pasadena CA USA"],"affiliations":[{"raw_affiliation_string":"California Institute of Technology, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"California Institute of Technology Pasadena CA USA","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113509326"],"corresponding_institution_ids":["https://openalex.org/I122411786"],"apc_list":null,"apc_paid":null,"fwci":3.186,"has_fulltext":false,"cited_by_count":50,"citation_normalized_percentile":{"value":0.91575881,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"20","issue":"6","first_page":"9","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9273205995559692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7703787088394165},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6374503374099731},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.6196479797363281},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.598263144493103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4625484347343445},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4380861818790436},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4378725588321686},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4248558580875397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3434896767139435},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.238226056098938},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14497685432434082},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12437862157821655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12214988470077515},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09510096907615662}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9273205995559692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7703787088394165},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6374503374099731},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.6196479797363281},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.598263144493103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4625484347343445},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4380861818790436},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4378725588321686},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4248558580875397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3434896767139435},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.238226056098938},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14497685432434082},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12437862157821655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12214988470077515},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09510096907615662},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mdt.2003.1246159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1246159","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.86.6525","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.86.6525","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.async.caltech.edu/Pubs/PDF/2003_threegen.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309398","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338279","display_name":"Air Force Office of Scientific Research","ror":"https://ror.org/011e9bt93"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1582500475","https://openalex.org/W1795974572","https://openalex.org/W1809169466","https://openalex.org/W1951899050","https://openalex.org/W2104105510","https://openalex.org/W2108454771","https://openalex.org/W2126590585","https://openalex.org/W2247475328","https://openalex.org/W2504788735","https://openalex.org/W4234513283","https://openalex.org/W6640693055"],"related_works":["https://openalex.org/W2186297855","https://openalex.org/W2237508561","https://openalex.org/W1535144007","https://openalex.org/W1647623034","https://openalex.org/W2170950544","https://openalex.org/W1984298705","https://openalex.org/W2127888129","https://openalex.org/W2128082516","https://openalex.org/W2344209268","https://openalex.org/W1574492651"],"abstract_inverted_index":{"We":[0,35,45],"trace":[1],"the":[2,28,37,41,60,97,104,110],"evolution":[3],"of":[4,12,40,50,117],"Caltech":[5],"asynchronous":[6,51,54,68,113],"processors":[7],"from":[8],"a":[9,15,20],"simple":[10],"proof":[11],"concept,":[13],"to":[14,27],"high-performance":[16],"MIPS-like":[17],"processor":[18],"using":[19],"different":[21,105],"buffer":[22],"circuit":[23,43,62,79],"for":[24,93],"better":[25],"performance,":[26],"latest":[29],"8051":[30],"clone":[31],"targeting":[32],"low-energy":[33],"operation.":[34],"describe":[36,46],"control":[38],"aspects":[39],"evolving":[42],"styles.":[44],"these":[47],"three":[48],"generations":[49],"microprocessors":[52],"(Caltech":[53],"processors,":[55],"MiniMIPS":[56],"and":[57,59,64,90],"Lutonium)":[58],"corresponding":[61],"families":[63],"design":[65],"methods.":[66],"The":[67],"circuits":[69,108,114],"we":[70],"use":[71],"are":[72,109],"called":[73],"quasidelay-insensitive":[74],"(QDI)":[75],"circuits.":[76],"A":[77],"QDI":[78,107],"involves":[80],"no":[81],"assumption":[82],"about,":[83],"or":[84],"knowledge":[85],"of,":[86],"delays":[87,102],"in":[88,115],"operators":[89],"wires,":[91],"except":[92],"isochronic":[94],"forks,":[95],"which":[96],"designer":[98],"assumes":[99],"have":[100],"similar":[101],"on":[103],"branches.":[106],"most":[111],"conservative":[112],"terms":[116],"delays.":[118]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}