{"id":"https://openalex.org/W2170093219","doi":"https://doi.org/10.1109/mdt.2003.1232256","title":"Obtaining high defect coverage for frequency-dependent defects in complex ASICs","display_name":"Obtaining high defect coverage for frequency-dependent defects in complex ASICs","publication_year":2003,"publication_date":"2003-09-01","ids":{"openalex":"https://openalex.org/W2170093219","doi":"https://doi.org/10.1109/mdt.2003.1232256","mag":"2170093219"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1232256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232256","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040957547","display_name":"R. Madge","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. Madge","raw_affiliation_strings":["LSI Logic Corporation, USA"],"affiliations":[{"raw_affiliation_string":"LSI Logic Corporation, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083871148","display_name":"Brady Benware","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B.R. Benware","raw_affiliation_strings":["LSI Logic Corporation, USA"],"affiliations":[{"raw_affiliation_string":"LSI Logic Corporation, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001994622","display_name":"W.R. Daasch","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.R. Daasch","raw_affiliation_strings":["Portland State University, USA"],"affiliations":[{"raw_affiliation_string":"Portland State University, USA","institution_ids":["https://openalex.org/I126345244"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040957547"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.534,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.96239649,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"20","issue":"5","first_page":"46","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6079318523406982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5064634084701538},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45712369680404663},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42992669343948364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3858349025249481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3223499357700348},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25665798783302307}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6079318523406982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5064634084701538},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45712369680404663},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42992669343948364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3858349025249481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3223499357700348},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25665798783302307}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1232256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232256","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1527363716","https://openalex.org/W1581327216","https://openalex.org/W1704018133","https://openalex.org/W2096146619","https://openalex.org/W2098171066","https://openalex.org/W2115908547","https://openalex.org/W2120859640","https://openalex.org/W2130404536","https://openalex.org/W2137926373","https://openalex.org/W2140723188","https://openalex.org/W2164754947","https://openalex.org/W2168209902"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W1967064512","https://openalex.org/W2388299947","https://openalex.org/W2139737941","https://openalex.org/W2382673458","https://openalex.org/W4206938017","https://openalex.org/W2361380273","https://openalex.org/W4241196849"],"abstract_inverted_index":{"Structured":[0],"delay":[1],"tests":[2],"have":[3],"been":[4],"around":[5],"for":[6],"years,":[7],"but":[8],"how":[9],"effectively":[10],"do":[11],"they":[12],"identify":[13],"defective":[14],"silicon,":[15],"even":[16],"at":[17,36],"reduced":[18],"frequency?":[19],"How":[20],"much":[21],"overkill":[22],"is":[23],"associated":[24],"with":[25],"their":[26],"use?":[27],"The":[28],"authors":[29],"present":[30],"data":[31],"from":[32],"industrial":[33],"circuits":[34],"aimed":[35],"these":[37],"and":[38],"other":[39],"aspects":[40],"of":[41],"speed":[42],"testing.":[43]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}