{"id":"https://openalex.org/W2127111927","doi":"https://doi.org/10.1109/mdt.2003.1232254","title":"AC scan path selection for physical debugging","display_name":"AC scan path selection for physical debugging","publication_year":2003,"publication_date":"2003-09-01","ids":{"openalex":"https://openalex.org/W2127111927","doi":"https://doi.org/10.1109/mdt.2003.1232254","mag":"2127111927"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1232254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232254","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071000119","display_name":"Alfred L. Crouch","orcid":"https://orcid.org/0000-0001-5846-2417"},"institutions":[{"id":"https://openalex.org/I4210103604","display_name":"Instituto de Novas Tecnologias","ror":"https://ror.org/00we1pa83","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210103604","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A.L. Crouch","raw_affiliation_strings":["Inovys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inovys","institution_ids":["https://openalex.org/I4210103604"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103450811","display_name":"John C. Potter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103604","display_name":"Instituto de Novas Tecnologias","ror":"https://ror.org/00we1pa83","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210103604","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J.C. Potter","raw_affiliation_strings":["Inovys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inovys","institution_ids":["https://openalex.org/I4210103604"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033065355","display_name":"A. Doege","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103604","display_name":"Instituto de Novas Tecnologias","ror":"https://ror.org/00we1pa83","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210103604","https://openalex.org/I4210125590"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A. Doege","raw_affiliation_strings":["Inovys"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inovys","institution_ids":["https://openalex.org/I4210103604"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210103604"],"apc_list":null,"apc_paid":null,"fwci":2.464,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.89445438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"5","first_page":"34","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8723994493484497},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8675612211227417},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6874086856842041},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6315075159072876},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5617994666099548},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5325628519058228},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.4612622857093811},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4203411936759949},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3670225739479065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32186180353164673},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2788589894771576},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.2586084008216858},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24822866916656494},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16197574138641357},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14448803663253784},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.11375463008880615}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8723994493484497},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8675612211227417},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6874086856842041},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6315075159072876},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5617994666099548},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5325628519058228},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.4612622857093811},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4203411936759949},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3670225739479065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32186180353164673},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2788589894771576},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.2586084008216858},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24822866916656494},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16197574138641357},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14448803663253784},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.11375463008880615},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1232254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232254","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1759203973","https://openalex.org/W1797310821","https://openalex.org/W2049066391","https://openalex.org/W2069520100","https://openalex.org/W2096487899","https://openalex.org/W2098706146","https://openalex.org/W2101763384","https://openalex.org/W2113576355","https://openalex.org/W2120349591","https://openalex.org/W2124407221","https://openalex.org/W2155850829","https://openalex.org/W2156296095"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W3088373974","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W2168820524","https://openalex.org/W1837475237","https://openalex.org/W2140497172","https://openalex.org/W2806771822"],"abstract_inverted_index":{"Commercial":[0],"EDA":[1],"tools":[2],"support":[3],"critical-path":[4],"identification,":[5],"as":[6,8],"well":[7],"transition":[9],"and":[10,25],"path":[11],"delay":[12],"ATPG.":[13],"But":[14],"how":[15],"can":[16],"you":[17,30],"narrow":[18],"down":[19],"the":[20],"target":[21],"faults":[22],"or":[23],"paths,":[24],"which":[26],"ATPG":[27],"technique":[28],"should":[29],"use?":[31],"The":[32],"authors":[33],"present":[34],"a":[35],"practical":[36],"methodology":[37],"addressing":[38],"these":[39],"important":[40],"questions.":[41]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}