{"id":"https://openalex.org/W2143299987","doi":"https://doi.org/10.1109/mdt.2003.1232253","title":"Achieving at-speed structural test","display_name":"Achieving at-speed structural test","publication_year":2003,"publication_date":"2003-09-01","ids":{"openalex":"https://openalex.org/W2143299987","doi":"https://doi.org/10.1109/mdt.2003.1232253","mag":"2143299987"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1232253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232253","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002053813","display_name":"S. Pateras","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Pateras","raw_affiliation_strings":["Logic Vision, San Jose, CA, USA","[Logic Vision, San Jose, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Logic Vision, San Jose, CA, USA","institution_ids":["https://openalex.org/I204086833"]},{"raw_affiliation_string":"[Logic Vision, San Jose, CA, USA]","institution_ids":["https://openalex.org/I204086833"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5002053813"],"corresponding_institution_ids":["https://openalex.org/I204086833"],"apc_list":null,"apc_paid":null,"fwci":4.5278,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.94953726,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"20","issue":"5","first_page":"26","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9815000295639038,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.744193971157074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5741063356399536},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.49578413367271423},{"id":"https://openalex.org/keywords/test-strategy","display_name":"Test strategy","score":0.45945459604263306},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4593226909637451},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4128921627998352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38312435150146484},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3722834289073944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3021286427974701},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14572903513908386},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10015571117401123},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.08194312453269958},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07855698466300964}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.744193971157074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5741063356399536},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.49578413367271423},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.45945459604263306},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4593226909637451},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4128921627998352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38312435150146484},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3722834289073944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3021286427974701},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14572903513908386},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10015571117401123},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.08194312453269958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07855698466300964},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1232253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232253","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W260727648","https://openalex.org/W615030097","https://openalex.org/W1515082873","https://openalex.org/W2004437077","https://openalex.org/W2096165491","https://openalex.org/W2120212733","https://openalex.org/W2124132254","https://openalex.org/W2170943189","https://openalex.org/W3142912239","https://openalex.org/W4253405466","https://openalex.org/W6600530048"],"related_works":["https://openalex.org/W2108140302","https://openalex.org/W2166065438","https://openalex.org/W2120106215","https://openalex.org/W2114467145","https://openalex.org/W2130782752","https://openalex.org/W2117311005","https://openalex.org/W2163312307","https://openalex.org/W2127356388","https://openalex.org/W2463298697","https://openalex.org/W2099138634"],"abstract_inverted_index":{"In":[0],"addition":[1],"to":[2,11,19,26,46],"structural":[3],"test,":[4],"BIST":[5,16,43],"offers":[6],"an":[7],"alternative":[8],"low-cost":[9],"approach":[10],"at-speed":[12,21],"testing.":[13],"How":[14,29],"should":[15],"be":[17,27],"implemented":[18],"address":[20],"testing?":[22],"What":[23],"issues":[24],"remain":[25],"solved?":[28],"can":[30],"we":[31],"deal":[32],"with":[33],"multicycle":[34],"paths":[35],"and":[36],"different":[37],"frequency":[38],"domains?":[39],"The":[40],"author":[41],"describes":[42],"implementation":[44],"techniques":[45],"answer":[47],"these":[48],"questions.":[49]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}