{"id":"https://openalex.org/W2154665706","doi":"https://doi.org/10.1109/mdt.2003.1232251","title":"Delay defect characteristics and testing strategies","display_name":"Delay defect characteristics and testing strategies","publication_year":2003,"publication_date":"2003-09-01","ids":{"openalex":"https://openalex.org/W2154665706","doi":"https://doi.org/10.1109/mdt.2003.1232251","mag":"2154665706"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1232251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232251","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028017891","display_name":"Kee Sup Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kee Sup Kim","raw_affiliation_strings":["Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061959274","display_name":"P.G. Ryan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.G. Ryan","raw_affiliation_strings":["Intel Corporation, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":4.928,"has_fulltext":false,"cited_by_count":88,"citation_normalized_percentile":{"value":0.95555974,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"20","issue":"5","first_page":"8","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6218988299369812},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5847052335739136},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5605526566505432},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.549220860004425},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4659994840621948},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4482354521751404},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4469246566295624},{"id":"https://openalex.org/keywords/test-design","display_name":"Test design","score":0.43355539441108704},{"id":"https://openalex.org/keywords/test-strategy","display_name":"Test strategy","score":0.4299439787864685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.359221875667572},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.3145269751548767},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23233753442764282},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10207262635231018}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6218988299369812},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5847052335739136},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5605526566505432},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.549220860004425},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4659994840621948},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4482354521751404},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4469246566295624},{"id":"https://openalex.org/C11017329","wikidata":"https://www.wikidata.org/wiki/Q7705763","display_name":"Test design","level":3,"score":0.43355539441108704},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.4299439787864685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.359221875667572},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.3145269751548767},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23233753442764282},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10207262635231018},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1232251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1232251","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1542061976","https://openalex.org/W1961788500","https://openalex.org/W2105282021","https://openalex.org/W2114313734","https://openalex.org/W2117796765","https://openalex.org/W2127795505","https://openalex.org/W2134998505","https://openalex.org/W2139009001","https://openalex.org/W2157058323","https://openalex.org/W2168227015"],"related_works":["https://openalex.org/W328492758","https://openalex.org/W2098576845","https://openalex.org/W2002228152","https://openalex.org/W1971356308","https://openalex.org/W2120788632","https://openalex.org/W2161298888","https://openalex.org/W3024745781","https://openalex.org/W2031405636","https://openalex.org/W2114768214","https://openalex.org/W1763754125"],"abstract_inverted_index":{"Several":[0],"factors":[1],"influence":[2],"production":[3],"delay":[4,33,40],"testing":[5],"and":[6,25,36,61],"corresponding":[7],"DFT":[8],"techniques:":[9],"defect":[10,34],"sources,":[11],"design":[12],"styles.":[13],"ability":[14],"to":[15],"monitor":[16],"process":[17],"characteristics,":[18],"test":[19,23,54,57,62],"generation":[20],"time.":[21],"available":[22],"time,":[24],"tester":[26],"memory.":[27],"We":[28,45],"present":[29],"an":[30],"overview":[31],"of":[32,39,53],"characteristics":[35],"the":[37],"impact":[38],"defects":[41],"on":[42],"IC":[43],"quality.":[44],"also":[46],"discuss":[47],"practical":[48],"delay-testing":[49],"strategy":[50],"in":[51],"terms":[52],"pattern":[55],"generation,":[56],"application":[58],"speed,":[59],"DFT,":[60],"cost.":[63]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}