{"id":"https://openalex.org/W2099176192","doi":"https://doi.org/10.1109/mdt.2003.1214350","title":"A hierarchical infrastructure for SoC test management","display_name":"A hierarchical infrastructure for SoC test management","publication_year":2003,"publication_date":"2003-07-01","ids":{"openalex":"https://openalex.org/W2099176192","doi":"https://doi.org/10.1109/mdt.2003.1214350","mag":"2099176192"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1214350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1214350","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030177680","display_name":"Alfredo Benso","orcid":"https://orcid.org/0000-0003-3433-7739"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Benso","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Di Carlo","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Prinetto","raw_affiliation_strings":["Politecnico di Torino, Italy","Politecnico di Torino, (Italy)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, (Italy)","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y. Zorian","raw_affiliation_strings":["Virage Logic","Virage Logic#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virage Logic","institution_ids":[]},{"raw_affiliation_string":"Virage Logic#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.232,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.80096036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"4","first_page":"32","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.7361520528793335},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7267601490020752},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7107833623886108},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6311257481575012},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6013187766075134},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5414838790893555},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5178649425506592},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5140734910964966},{"id":"https://openalex.org/keywords/system-testing","display_name":"System testing","score":0.44160693883895874},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3240296244621277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29291361570358276},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.17635470628738403}],"concepts":[{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.7361520528793335},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7267601490020752},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7107833623886108},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6311257481575012},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6013187766075134},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5414838790893555},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5178649425506592},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5140734910964966},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.44160693883895874},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3240296244621277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29291361570358276},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.17635470628738403},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1214350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1214350","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313985","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1614172680","https://openalex.org/W1904830904","https://openalex.org/W1985079157","https://openalex.org/W2104548962","https://openalex.org/W2119285239","https://openalex.org/W2130430551","https://openalex.org/W2132881562","https://openalex.org/W2149608454","https://openalex.org/W2151513752","https://openalex.org/W2170058895","https://openalex.org/W2170533364","https://openalex.org/W7029018936"],"related_works":["https://openalex.org/W51919102","https://openalex.org/W2502691491","https://openalex.org/W1527836777","https://openalex.org/W2099176192","https://openalex.org/W2108140302","https://openalex.org/W3142211975","https://openalex.org/W2000140246","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2119122672"],"abstract_inverted_index":{"HD/sup":[0,27],"2/BIST":[1,28],"-":[2,17],"a":[3,44],"complete":[4],"hierarchical":[5],"framework":[6],"for":[7,32],"BIST":[8],"scheduling,":[9],"data-patterns":[10],"delivery,":[11],"and":[12,19],"diagnosis":[13],"of":[14,23,56],"complex":[15],"systems":[16],"maximizes":[18],"simplifies":[20],"the":[21,30,57],"reuse":[22],"built-in":[24],"test":[25,40,45],"architectures.":[26],"optimizes":[29],"flexibility":[31],"chip":[33],"designers":[34],"in":[35],"planning":[36],"an":[37],"overall":[38],"SoC":[39],"strategy":[41],"by":[42],"defining":[43],"access":[46,52],"method":[47],"that":[48],"provides":[49],"direct":[50],"virtual":[51],"to":[53],"each":[54],"core":[55],"system.":[58]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}