{"id":"https://openalex.org/W2117808058","doi":"https://doi.org/10.1109/mdt.2003.1214349","title":"Compacting test responses for deeply embedded SoC cores","display_name":"Compacting test responses for deeply embedded SoC cores","publication_year":2003,"publication_date":"2003-07-01","ids":{"openalex":"https://openalex.org/W2117808058","doi":"https://doi.org/10.1109/mdt.2003.1214349","mag":"2117808058"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1214349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1214349","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"O. Sinanoglu","raw_affiliation_strings":["University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059987567"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":1.2577,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.80857282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"20","issue":"4","first_page":"22","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6111438274383545},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6017128825187683},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5539422035217285},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4927847683429718},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48239386081695557},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4289878010749817},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37660452723503113},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08073869347572327}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6111438274383545},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6017128825187683},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5539422035217285},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4927847683429718},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48239386081695557},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4289878010749817},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37660452723503113},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08073869347572327}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1214349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1214349","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W1515082873","https://openalex.org/W2019631303","https://openalex.org/W2110037191","https://openalex.org/W2117632281","https://openalex.org/W2126693329","https://openalex.org/W2139009001","https://openalex.org/W2149581564","https://openalex.org/W2152406824","https://openalex.org/W2155584038","https://openalex.org/W2159810398","https://openalex.org/W2162223996","https://openalex.org/W2166128540","https://openalex.org/W2167344937","https://openalex.org/W4231232119","https://openalex.org/W4233616805"],"related_works":["https://openalex.org/W1542410906","https://openalex.org/W197049984","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2316512426","https://openalex.org/W2104702637","https://openalex.org/W2079303253"],"abstract_inverted_index":{"Test":[0],"bandwidth":[1],"allocation":[2],"issues":[3],"greatly":[4],"limit":[5],"the":[6,13,22,36],"parallel":[7],"testing":[8],"of":[9],"SoC":[10,38],"cores.":[11],"Here,":[12],"authors":[14],"propose":[15],"a":[16],"response":[17],"compaction":[18],"methodology":[19],"for":[20],"reducing":[21,35],"required":[23],"output":[24],"core":[25,31],"bandwidth,":[26],"enabling":[27],"increased":[28],"parallelism":[29],"among":[30],"tests":[32],"and":[33],"hence":[34],"overall":[37],"test":[39],"time.":[40]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}