{"id":"https://openalex.org/W2145345488","doi":"https://doi.org/10.1109/mdt.2003.1214347","title":"A practical methodology for verifying pipelined microarchitectures","display_name":"A practical methodology for verifying pipelined microarchitectures","publication_year":2003,"publication_date":"2003-07-01","ids":{"openalex":"https://openalex.org/W2145345488","doi":"https://doi.org/10.1109/mdt.2003.1214347","mag":"2145345488"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1214347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1214347","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024842529","display_name":"Ravi Hosabettu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Hosabettu","raw_affiliation_strings":["Sun Microsystems, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sun Microsystems, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088938013","display_name":"G. Gopalakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Gopalakrishnan","raw_affiliation_strings":["University of Utah, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039897432","display_name":"Mandayam Srivas","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Srivas","raw_affiliation_strings":["Media Laboratory Asia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Media Laboratory Asia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2464,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57433387,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"4","first_page":"4","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7809790968894958},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.7120755910873413},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6902698278427124},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5264708995819092},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5111885666847229},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4961791932582855},{"id":"https://openalex.org/keywords/automated-theorem-proving","display_name":"Automated theorem proving","score":0.44171157479286194},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4334900379180908},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.40101462602615356},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3433768153190613}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7809790968894958},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.7120755910873413},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6902698278427124},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5264708995819092},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5111885666847229},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4961791932582855},{"id":"https://openalex.org/C206880738","wikidata":"https://www.wikidata.org/wiki/Q431667","display_name":"Automated theorem proving","level":2,"score":0.44171157479286194},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4334900379180908},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.40101462602615356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3433768153190613},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1214347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1214347","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320310050","display_name":"University of Utah","ror":"https://ror.org/03r0ha626"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W71238222","https://openalex.org/W98686289","https://openalex.org/W152254645","https://openalex.org/W1499323045","https://openalex.org/W1514254856","https://openalex.org/W1555915743","https://openalex.org/W1741528175","https://openalex.org/W1782705083","https://openalex.org/W2006120207","https://openalex.org/W2095572512","https://openalex.org/W2113486906","https://openalex.org/W2170585292","https://openalex.org/W4252297944"],"related_works":["https://openalex.org/W1997145140","https://openalex.org/W2782735922","https://openalex.org/W2034384303","https://openalex.org/W2899100898","https://openalex.org/W47563837","https://openalex.org/W2973962686","https://openalex.org/W2151898527","https://openalex.org/W2157197193","https://openalex.org/W2145345488","https://openalex.org/W1886193131"],"abstract_inverted_index":{"Complete":[0],"formal":[1],"verification":[2],"has":[3,28],"thus":[4],"far":[5],"never":[6],"been":[7,29],"achieved":[8],"for":[9],"a":[10,19,33],"state-of-the-art,":[11],"high-performance":[12],"commercial":[13],"microprocessor.":[14],"However,":[15],"this":[16],"article":[17],"presents":[18],"completion":[20],"functions":[21],"methodology,":[22],"based":[23],"on":[24],"theorem":[25],"proving,":[26],"that":[27],"applied":[30],"successfully":[31],"to":[32],"large":[34],"variety":[35],"of":[36],"example":[37],"pipelined":[38],"architectures.":[39]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}