{"id":"https://openalex.org/W2132195328","doi":"https://doi.org/10.1109/mdt.2003.1188264","title":"Compilation for FPGA-based reconfigurable hardware","display_name":"Compilation for FPGA-based reconfigurable hardware","publication_year":2003,"publication_date":"2003-03-01","ids":{"openalex":"https://openalex.org/W2132195328","doi":"https://doi.org/10.1109/mdt.2003.1188264","mag":"2132195328"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1188264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1188264","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007667456","display_name":"Jo\u00e3o M. P. Cardoso","orcid":"https://orcid.org/0000-0002-7353-1799"},"institutions":[{"id":"https://openalex.org/I71503853","display_name":"University of Algarve","ror":"https://ror.org/014g34x36","country_code":"PT","type":"education","lineage":["https://openalex.org/I71503853"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"J.M.P. Cardoso","raw_affiliation_strings":["University of Algarve, Portugal","Fac. of Sci. & Technol., Univ. of Algarve, Faro, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Algarve, Portugal","institution_ids":["https://openalex.org/I71503853"]},{"raw_affiliation_string":"Fac. of Sci. & Technol., Univ. of Algarve, Faro, Portugal","institution_ids":["https://openalex.org/I71503853"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062555847","display_name":"Hor\u00e1cio C. Neto","orcid":"https://orcid.org/0000-0002-3621-8322"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"H.C. Neto","raw_affiliation_strings":["Technical University of Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I203847022"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.468,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.95866534,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"20","issue":"2","first_page":"65","last_page":"75"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8319413661956787},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7674771547317505},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7112249135971069},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6395676136016846},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6303954124450684},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5519319772720337},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4794008731842041},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46999701857566833},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.46801790595054626},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.46470752358436584},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.44118624925613403},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41694316267967224},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3257354497909546},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.11802801489830017}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8319413661956787},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7674771547317505},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7112249135971069},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6395676136016846},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6303954124450684},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5519319772720337},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4794008731842041},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46999701857566833},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.46801790595054626},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.46470752358436584},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.44118624925613403},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41694316267967224},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3257354497909546},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.11802801489830017}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1188264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1188264","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334779","display_name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia","ror":"https://ror.org/00snfqn58"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1484369288","https://openalex.org/W1514258760","https://openalex.org/W1567363020","https://openalex.org/W2028922196","https://openalex.org/W2096619507","https://openalex.org/W2110591261","https://openalex.org/W2112928979","https://openalex.org/W2114067856","https://openalex.org/W2134441275","https://openalex.org/W2137149639","https://openalex.org/W2142899035","https://openalex.org/W2158583421","https://openalex.org/W2493328864","https://openalex.org/W4238105302"],"related_works":["https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2020341030","https://openalex.org/W2749133591","https://openalex.org/W2531450434","https://openalex.org/W2121863986","https://openalex.org/W2325947006"],"abstract_inverted_index":{"This":[0],"paper":[1,34],"provides":[2],"techniques":[3],"for":[4],"compiling":[5],"software":[6],"programs":[7],"into":[8],"reconfigurable":[9],"hardware":[10],"which":[11],"offer":[12],"faster":[13],"and":[14],"more":[15],"efficient":[16],"performance":[17],"than":[18],"the":[19],"complex":[20],"resource-sharing":[21],"approaches":[22],"typical":[23],"of":[24],"high-level":[25],"synthesis":[26],"systems.":[27],"The":[28],"Java-based":[29],"compiler":[30],"presented":[31],"in":[32],"this":[33],"uses":[35],"intermediate":[36],"graph":[37],"representations":[38],"to":[39],"embody":[40],"parallelism":[41],"at":[42],"various":[43],"levels.":[44]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}