{"id":"https://openalex.org/W2107268092","doi":"https://doi.org/10.1109/mdt.2003.1173053","title":"2D test sequence generators","display_name":"2D test sequence generators","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2107268092","doi":"https://doi.org/10.1109/mdt.2003.1173053","mag":"2107268092"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2003.1173053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1173053","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"G. Mrugalski","raw_affiliation_strings":["Poznan University of Technology, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Poznan University of Technology, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"J. Tyszer","raw_affiliation_strings":["Poznan University of Technology, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Poznan University of Technology, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110218833","display_name":"J. Rajski","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Rajski","raw_affiliation_strings":["Mentor Graphics, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2464,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54787685,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"1","first_page":"51","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.6980782747268677},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.6604414582252502},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5673516988754272},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.5450790524482727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5269884467124939},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5083889365196228},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.48642754554748535},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.47633272409439087},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.4728805422782898},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.46841493248939514},{"id":"https://openalex.org/keywords/linear-feedback-shift-register","display_name":"Linear feedback shift register","score":0.461492657661438},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43651342391967773},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.35264211893081665},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30614912509918213},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28894907236099243},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2433139681816101},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15944120287895203},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14256590604782104},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.12267953157424927},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11179444193840027}],"concepts":[{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.6980782747268677},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.6604414582252502},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5673516988754272},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.5450790524482727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5269884467124939},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5083889365196228},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.48642754554748535},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.47633272409439087},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.4728805422782898},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.46841493248939514},{"id":"https://openalex.org/C159862308","wikidata":"https://www.wikidata.org/wiki/Q681101","display_name":"Linear feedback shift register","level":4,"score":0.461492657661438},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43651342391967773},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.35264211893081665},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30614912509918213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28894907236099243},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2433139681816101},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15944120287895203},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14256590604782104},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.12267953157424927},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11179444193840027},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2003.1173053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2003.1173053","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W260727648","https://openalex.org/W289732966","https://openalex.org/W1514415888","https://openalex.org/W1515082873","https://openalex.org/W1977656540","https://openalex.org/W2099226121","https://openalex.org/W2103249102","https://openalex.org/W2130730834","https://openalex.org/W2138530143","https://openalex.org/W2142070135","https://openalex.org/W2148192154"],"related_works":["https://openalex.org/W2101477403","https://openalex.org/W2104563825","https://openalex.org/W2184933991","https://openalex.org/W2152745368","https://openalex.org/W2188176208","https://openalex.org/W2119351822","https://openalex.org/W2761125259","https://openalex.org/W2080947141","https://openalex.org/W4288754393","https://openalex.org/W2761883387"],"abstract_inverted_index":{"In":[0],"experiments":[1],"examining":[2],"test":[3],"pattern":[4],"generators":[5,18],"using":[6],"LFSRs":[7],"with":[8,19],"and":[9,40],"without":[10],"phase":[11,20,35],"shifters":[12,21],"as":[13],"sources":[14],"of":[15,44],"2D":[16],"stimuli,":[17],"consistently":[22],"achieved":[23],"higher":[24],"hit":[25],"ratios":[26],"than":[27],"those":[28],"without.":[29],"Moreover,":[30],"a":[31],"new":[32],"algorithm":[33],"synthesizes":[34],"shifters,":[36],"minimizes":[37],"linear":[38],"dependencies,":[39],"balances":[41],"the":[42],"use":[43],"generator":[45],"stages.":[46]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}