{"id":"https://openalex.org/W2059660674","doi":"https://doi.org/10.1109/mdt.2002.1047748","title":"A methodology for synthesis of data path circuits","display_name":"A methodology for synthesis of data path circuits","publication_year":2002,"publication_date":"2002-11-01","ids":{"openalex":"https://openalex.org/W2059660674","doi":"https://doi.org/10.1109/mdt.2002.1047748","mag":"2059660674"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1047748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1047748","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111291952","display_name":"A. Chowdhary","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Chowdhary","raw_affiliation_strings":["Intel, USA","Design Technol. Div., Intel Corp., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Design Technol. Div., Intel Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078959213","display_name":"Rajesh K. Gupta","orcid":"https://orcid.org/0000-0002-6489-7633"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.K. Gupta","raw_affiliation_strings":["University of California, San Diego, USA","University of California. San Diego, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]},{"raw_affiliation_string":"University of California. San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4111,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.57127393,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"19","issue":"6","first_page":"90","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.699145495891571},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.639660656452179},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5978357791900635},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5559261441230774},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5522944927215576},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5346051454544067},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5197169780731201},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4709392786026001},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45140254497528076},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4512936770915985},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4475036859512329},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4204517900943756},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41632080078125},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.340717613697052},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2871870696544647},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27937477827072144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25095653533935547},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1714443862438202},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12501204013824463},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09228357672691345}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.699145495891571},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.639660656452179},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5978357791900635},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5559261441230774},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5522944927215576},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5346051454544067},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5197169780731201},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4709392786026001},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45140254497528076},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4512936770915985},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4475036859512329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4204517900943756},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41632080078125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.340717613697052},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2871870696544647},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27937477827072144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25095653533935547},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1714443862438202},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12501204013824463},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09228357672691345},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2002.1047748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1047748","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320313262","display_name":"Arcadia Fund","ror":"https://ror.org/051z6e826"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1522612633","https://openalex.org/W2101513533","https://openalex.org/W2108711697","https://openalex.org/W2129183345","https://openalex.org/W2152833173","https://openalex.org/W2170259515","https://openalex.org/W2752885492","https://openalex.org/W2753693129","https://openalex.org/W4236922532","https://openalex.org/W6631208669"],"related_works":["https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2366617252","https://openalex.org/W4321510758","https://openalex.org/W2110346573","https://openalex.org/W3112090072","https://openalex.org/W2610167993","https://openalex.org/W2056740847","https://openalex.org/W2154454108","https://openalex.org/W2146942794"],"abstract_inverted_index":{"This":[0],"methodology":[1,26],"extracts":[2],"the":[3,17,25],"regularity":[4],"of":[5,37],"data":[6],"path":[7],"blocks":[8],"from":[9],"their":[10],"HDL":[11],"descriptions":[12],"and":[13,31,39],"preserves":[14],"it":[15],"throughout":[16],"synthesis":[18],"process.":[19],"By":[20],"automating":[21],"various":[22],"design":[23,29],"steps,":[24],"significantly":[27],"improves":[28],"productivity":[30],"achieves":[32],"designs":[33],"comparable":[34],"in":[35],"terms":[36],"delay":[38],"size":[40],"to":[41],"manually":[42],"designed":[43],"circuits.":[44]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}