{"id":"https://openalex.org/W2073906129","doi":"https://doi.org/10.1109/mdt.2002.1047744","title":"Multiprocessor SoC platforms: a component-based design approach","display_name":"Multiprocessor SoC platforms: a component-based design approach","publication_year":2002,"publication_date":"2002-11-01","ids":{"openalex":"https://openalex.org/W2073906129","doi":"https://doi.org/10.1109/mdt.2002.1047744","mag":"2073906129"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1047744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1047744","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051860238","display_name":"W. Ces\u00e1rio","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"W.O. Cesario","raw_affiliation_strings":["TIMA Laboratory, France","[TIMA Laboratory, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"[TIMA Laboratory, France]","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087118026","display_name":"D. Lyonnard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Lyonnard","raw_affiliation_strings":["TIMA Laboratory, France","[TIMA Laboratory, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"[TIMA Laboratory, France]","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022527556","display_name":"Gabriela Nicolescu","orcid":"https://orcid.org/0000-0002-5205-9931"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Nicolescu","raw_affiliation_strings":["TIMA Laboratory, France","[TIMA Laboratory, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"[TIMA Laboratory, France]","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061364822","display_name":"Y. Paviot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Y. Paviot","raw_affiliation_strings":["TIMA Laboratory, France","[TIMA Laboratory, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"[TIMA Laboratory, France]","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["TIMA Laboratory, France","[TIMA Laboratory, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"[TIMA Laboratory, France]","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113613327","display_name":"A.A. Jerraya","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A.A. Jerraya","raw_affiliation_strings":["TIMA Laboratory, France","[TIMA Laboratory, France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"[TIMA Laboratory, France]","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110832348","display_name":"L. Gauthier","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Gauthier","raw_affiliation_strings":["Institute of Systems and Information Technologies, USA","[Institute of Systems and Information Technologies, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Systems and Information Technologies, USA","institution_ids":[]},{"raw_affiliation_string":"[Institute of Systems and Information Technologies, USA]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065687548","display_name":"M. Diaz-Nava","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"M. Diaz-Nava","raw_affiliation_strings":["STMicroelectronics, France","STMicroelectronics,   France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics,   France","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.7547,"has_fulltext":false,"cited_by_count":148,"citation_normalized_percentile":{"value":0.96718323,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"19","issue":"6","first_page":"52","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7206820249557495},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7045755386352539},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6753503084182739},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.668617844581604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6654855012893677},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5184838175773621},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4835907816886902},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43179428577423096},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1896395981311798}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7206820249557495},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7045755386352539},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6753503084182739},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.668617844581604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6654855012893677},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5184838175773621},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4835907816886902},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43179428577423096},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1896395981311798},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/mdt.2002.1047744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1047744","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},{"id":"pmh:oai:publications.polymtl.ca:74140","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/74140/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"},{"id":"pmh:oai:HAL:hal-00008061v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00008061","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Design & Test, 2002, Nov.-Dec. 2002; Volume: 19 Issue: 6, pp.52 - 63. ⟨10.1109/MDT.2002.1047744⟩","raw_type":"Journal articles"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/28572","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/28572","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W184534201","https://openalex.org/W1498455513","https://openalex.org/W2045128322","https://openalex.org/W2061341864","https://openalex.org/W2080527951","https://openalex.org/W2090242529","https://openalex.org/W2119090803","https://openalex.org/W2119122672","https://openalex.org/W2151415616","https://openalex.org/W2151888078","https://openalex.org/W2154317164","https://openalex.org/W2172252595","https://openalex.org/W4205317033","https://openalex.org/W4231519911"],"related_works":["https://openalex.org/W2520291760","https://openalex.org/W2391376741","https://openalex.org/W1976459683","https://openalex.org/W2502691491","https://openalex.org/W2120080222","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2119122672","https://openalex.org/W2130914040"],"abstract_inverted_index":{"A":[0],"high-level,":[1],"component-based":[2],"methodology":[3],"and":[4,37],"design":[5,12,23],"environment":[6,24],"for":[7,27],"multiprocessor":[8],"SoC":[9],"architectures":[10],"reduces":[11],"time":[13],"without":[14],"significant":[15],"efficiency":[16],"loss":[17],"in":[18],"the":[19],"final":[20],"circuit.":[21],"This":[22],"provides":[25],"tools":[26],"automatic":[28],"wrapper":[29],"generation":[30],"that":[31],"synthesize":[32],"hardware":[33],"interfaces,":[34],"device":[35],"drivers,":[36],"operating":[38],"systems":[39],"implementing":[40],"high-level":[41],"interconnect":[42],"APIs.":[43]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":9}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}