{"id":"https://openalex.org/W2038192686","doi":"https://doi.org/10.1109/mdt.2002.1033793","title":"Efficient sequential test generation based on logic simulation","display_name":"Efficient sequential test generation based on logic simulation","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W2038192686","doi":"https://doi.org/10.1109/mdt.2002.1033793","mag":"2038192686"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1033793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1033793","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025112777","display_name":"Shuo Sheng","orcid":null},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shuo Sheng","raw_affiliation_strings":["Rutgers University, USA"],"affiliations":[{"raw_affiliation_string":"Rutgers University, USA","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.S. Hsiao","raw_affiliation_strings":["Virginia Polytechnic Institute and State University, USA"],"affiliations":[{"raw_affiliation_string":"Virginia Polytechnic Institute and State University, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5025112777"],"corresponding_institution_ids":["https://openalex.org/I102322142"],"apc_list":null,"apc_paid":null,"fwci":1.0326,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.75828483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"19","issue":"5","first_page":"56","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7936984300613403},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7311262488365173},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6980677843093872},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6929107308387756},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5683858394622803},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5637598037719727},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5396871566772461},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5377220511436462},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.4889780282974243},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4704177677631378},{"id":"https://openalex.org/keywords/fault-simulator","display_name":"Fault Simulator","score":0.452475905418396},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4445035457611084},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.43356382846832275},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.42056310176849365},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4076189398765564},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3935992121696472},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.37296587228775024},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37003999948501587},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.30692392587661743},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.2570703625679016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18083614110946655},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1032300591468811},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.0890296995639801},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06380769610404968}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7936984300613403},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7311262488365173},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6980677843093872},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6929107308387756},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5683858394622803},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5637598037719727},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5396871566772461},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5377220511436462},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.4889780282974243},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4704177677631378},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.452475905418396},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4445035457611084},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.43356382846832275},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.42056310176849365},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4076189398765564},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3935992121696472},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.37296587228775024},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37003999948501587},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30692392587661743},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.2570703625679016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18083614110946655},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1032300591468811},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0890296995639801},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06380769610404968},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2002.1033793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1033793","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1899456488","https://openalex.org/W1972289445","https://openalex.org/W2105286686","https://openalex.org/W2115180022","https://openalex.org/W2116254096","https://openalex.org/W2135931142","https://openalex.org/W2142015172","https://openalex.org/W2143744297","https://openalex.org/W2152150600","https://openalex.org/W2162116017","https://openalex.org/W2170418452","https://openalex.org/W2537095701","https://openalex.org/W3023540311","https://openalex.org/W3147227382","https://openalex.org/W3149357776","https://openalex.org/W4230587734","https://openalex.org/W4247997646","https://openalex.org/W4251615816"],"related_works":["https://openalex.org/W2181492660","https://openalex.org/W1999039453","https://openalex.org/W2031110496","https://openalex.org/W2061946964","https://openalex.org/W2149684986","https://openalex.org/W2136209080","https://openalex.org/W2162747415","https://openalex.org/W2158452378","https://openalex.org/W2101984874","https://openalex.org/W2164156242"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3],"present":[4],"an":[5],"efficient":[6],"logic-simulation-based":[7],"test":[8,20,49],"generator":[9],"that":[10,27],"executes":[11],"significantly":[12],"more":[13],"quickly":[14],"than":[15],"its":[16],"fault-simulation-based":[17],"counterparts.":[18],"This":[19],"generator's":[21],"fault":[22,45],"coverage":[23,46],"compares":[24],"favorably":[25],"with":[26],"of":[28],"the":[29],"latest":[30],"techniques":[31],"for":[32],"large":[33],"sequential":[34],"circuits.":[35],"It":[36],"uses":[37],"a":[38],"genetic":[39],"algorithm":[40],"to":[41],"achieve":[42],"both":[43],"high":[44],"and":[47],"short":[48],"generation":[50],"times.":[51]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}