{"id":"https://openalex.org/W2097977713","doi":"https://doi.org/10.1109/mdt.2002.1033789","title":"Noise generation and coupling mechanisms in deep-submicron ICs","display_name":"Noise generation and coupling mechanisms in deep-submicron ICs","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W2097977713","doi":"https://doi.org/10.1109/mdt.2002.1033789","mag":"2097977713"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1033789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1033789","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/9453","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082608573","display_name":"X. Aragon\u00e9s","orcid":"https://orcid.org/0000-0003-1352-8675"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"X. Aragones","raw_affiliation_strings":["Univ. Politecnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Univ. Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069684915","display_name":"Jos\u00e9 Luis Gonz\u00e1lez","orcid":"https://orcid.org/0000-0003-0198-2029"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.L. Gonzalez","raw_affiliation_strings":["Univ. Politecnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Univ. Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028715959","display_name":"Francesc Moll","orcid":"https://orcid.org/0000-0002-1290-3253"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Moll","raw_affiliation_strings":["Univ. Politecnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Univ. Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063332575","display_name":"Antonio Rubio","orcid":"https://orcid.org/0000-0003-1625-1472"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Rubio","raw_affiliation_strings":["Univ. Politecnica de Catalunya, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Univ. Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082608573"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":2.0551,"has_fulltext":false,"cited_by_count":45,"citation_normalized_percentile":{"value":0.87151729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"5","first_page":"27","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.6613839864730835},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6316801309585571},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.596786618232727},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5663514137268066},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5098916292190552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.50522381067276},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4191626012325287},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41076481342315674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3561297655105591},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3266432285308838},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2792624831199646},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0836763083934784},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.0792330801486969}],"concepts":[{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.6613839864730835},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6316801309585571},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.596786618232727},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5663514137268066},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5098916292190552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.50522381067276},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4191626012325287},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41076481342315674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3561297655105591},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3266432285308838},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2792624831199646},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0836763083934784},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0792330801486969},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mdt.2002.1033789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1033789","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/9453","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/9453","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/9453","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/9453","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G495392292","display_name":null,"funder_award_id":"FEDER","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320323737","display_name":"Ministerio de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1584022362","https://openalex.org/W1956628682","https://openalex.org/W1994241124","https://openalex.org/W2069151364","https://openalex.org/W2096912695","https://openalex.org/W2100783269","https://openalex.org/W2124089733","https://openalex.org/W2140000007","https://openalex.org/W2150153665","https://openalex.org/W2166187678","https://openalex.org/W2183695184","https://openalex.org/W4242674290","https://openalex.org/W4242987207"],"related_works":["https://openalex.org/W2017236304","https://openalex.org/W2136854845","https://openalex.org/W4230312832","https://openalex.org/W2104315811","https://openalex.org/W1929041301","https://openalex.org/W1982273910","https://openalex.org/W2142217172","https://openalex.org/W2115579119","https://openalex.org/W2157774585","https://openalex.org/W2110366946"],"abstract_inverted_index":{"On-chip":[0],"noise":[1,57],"generation":[2,58],"and":[3,21,34,39,55,59],"coupling":[4,41],"is":[5],"an":[6],"important":[7],"issue":[8],"in":[9],"deep-submicron":[10],"technologies.":[11],"Advanced":[12],"IC":[13],"technology":[14,48],"faces":[15],"new":[16,44],"challenges":[17],"to":[18],"ensure":[19],"function":[20],"performance":[22],"integrity.":[23],"Selecting":[24],"adequate":[25],"test":[26,47],"techniques":[27],"depends":[28],"on":[29],"the":[30,35,51],"circuit,":[31],"its":[32],"implementation,":[33],"possible":[36],"physical":[37],"failures":[38],"parasitic":[40],"models.":[42],"This":[43],"demand":[45],"for":[46],"practices":[49],"precipitated":[50],"investigation":[52],"of":[53],"dl/dt":[54],"dV/dt":[56],"propagation":[60],"mechanisms.":[61]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2016-06-24T00:00:00"}