{"id":"https://openalex.org/W2088643059","doi":"https://doi.org/10.1109/mdt.2002.1018139","title":"Design of asynchronous circuits using synchronous CAD tools","display_name":"Design of asynchronous circuits using synchronous CAD tools","publication_year":2002,"publication_date":"2002-07-01","ids":{"openalex":"https://openalex.org/W2088643059","doi":"https://doi.org/10.1109/mdt.2002.1018139","mag":"2088643059"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1018139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1018139","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069752974","display_name":"A. Kondratyev","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Kondratyev","raw_affiliation_strings":["Cadence Berkeley Laboratories, USA","Cadence Berkeley Lab., USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Berkeley Laboratories, USA","institution_ids":["https://openalex.org/I66217453","https://openalex.org/I148283060"]},{"raw_affiliation_string":"Cadence Berkeley Lab., USA","institution_ids":["https://openalex.org/I66217453","https://openalex.org/I148283060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006736403","display_name":"Kelvin Lwin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123388","display_name":"ReShape Lifesciences (United States)","ror":"https://ror.org/02xz7aa11","country_code":"US","type":"company","lineage":["https://openalex.org/I4210123388"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Lwin","raw_affiliation_strings":["Reshape, Inc., USA","[Reshape, Inc., USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Reshape, Inc., USA","institution_ids":["https://openalex.org/I4210123388"]},{"raw_affiliation_string":"[Reshape, Inc., USA]","institution_ids":["https://openalex.org/I4210123388"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.4728,"has_fulltext":false,"cited_by_count":142,"citation_normalized_percentile":{"value":0.94991693,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"19","issue":"4","first_page":"107","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8610302805900574},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.7200483083724976},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6971299052238464},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.6503896117210388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6226164102554321},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5428502559661865},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5400794744491577},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5030636191368103},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4863046109676361},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44097277522087097},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.436906635761261},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40194499492645264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29934996366500854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24038484692573547},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.21530547738075256},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.17514574527740479},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.14901894330978394},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12264516949653625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10855230689048767},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09331166744232178},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.06523159146308899}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8610302805900574},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.7200483083724976},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6971299052238464},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.6503896117210388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6226164102554321},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5428502559661865},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5400794744491577},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5030636191368103},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4863046109676361},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44097277522087097},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.436906635761261},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40194499492645264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29934996366500854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24038484692573547},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.21530547738075256},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.17514574527740479},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.14901894330978394},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12264516949653625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10855230689048767},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09331166744232178},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.06523159146308899}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mdt.2002.1018139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1018139","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.130.8594","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.130.8594","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.technion.ac.il/courses/048878/048878papers/kondratyev-ncl-micro2002.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"No poverty","id":"https://metadata.un.org/sdg/1","score":0.7099999785423279}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309398","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1590535432","https://openalex.org/W1765538419","https://openalex.org/W2052771421","https://openalex.org/W2108432348","https://openalex.org/W2117299791","https://openalex.org/W2128000312","https://openalex.org/W2137978379","https://openalex.org/W2139153122","https://openalex.org/W2140591466","https://openalex.org/W2141393995","https://openalex.org/W4231905827","https://openalex.org/W6637799165","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W1984298705","https://openalex.org/W4256596352","https://openalex.org/W4244147444","https://openalex.org/W2154582989","https://openalex.org/W2086539401","https://openalex.org/W4241462776","https://openalex.org/W2919987885","https://openalex.org/W2121881721","https://openalex.org/W2533857824","https://openalex.org/W1976102697"],"abstract_inverted_index":{"Poor":[0],"CAD":[1,29],"support":[2],"hinders":[3],"wide":[4],"acceptance":[5],"of":[6,34],"asynchronous":[7,10,35],"methodologies,":[8],"and":[9],"design":[11,21],"tools":[12],"are":[13],"far":[14],"behind":[15],"synchronous":[16],"commercial":[17,28],"tools.":[18],"A":[19],"new":[20],"flow,":[22],"NCL/spl":[23,41],"I.bar/X,":[24],"based":[25],"entirely":[26],"on":[27],"tools,":[30],"targets":[31],"a":[32],"subclass":[33],"circuits":[36],"called":[37],"null":[38],"convention":[39],"logic.":[40],"I.bar/X":[42],"shows":[43],"significant":[44],"area":[45],"improvement":[46],"over":[47],"other":[48],"flows":[49],"for":[50],"this":[51],"subclass.":[52]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":11},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":7}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}