{"id":"https://openalex.org/W2046280094","doi":"https://doi.org/10.1109/mdt.2002.1003795","title":"IP for embedded diagnosis","display_name":"IP for embedded diagnosis","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W2046280094","doi":"https://doi.org/10.1109/mdt.2002.1003795","mag":"2046280094"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1003795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1003795","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002053813","display_name":"S. Pateras","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"S. Pateras","raw_affiliation_strings":["Logic Vision","LogicVision#TAB#"],"affiliations":[{"raw_affiliation_string":"Logic Vision","institution_ids":[]},{"raw_affiliation_string":"LogicVision#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5002053813"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8587,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85735692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"3","first_page":"44","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8817994594573975},{"id":"https://openalex.org/keywords/streamlines-streaklines-and-pathlines","display_name":"Streamlines, streaklines, and pathlines","score":0.742695689201355},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6712161302566528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6460156440734863},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5928493738174438},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5285162925720215},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.42664188146591187},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.41448819637298584},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4103473424911499},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3310354948043823},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.26838770508766174},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23958802223205566},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1810821294784546}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8817994594573975},{"id":"https://openalex.org/C60439489","wikidata":"https://www.wikidata.org/wiki/Q634407","display_name":"Streamlines, streaklines, and pathlines","level":2,"score":0.742695689201355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6712161302566528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6460156440734863},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5928493738174438},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5285162925720215},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.42664188146591187},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.41448819637298584},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4103473424911499},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3310354948043823},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.26838770508766174},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23958802223205566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1810821294784546},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2002.1003795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1003795","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W615030097","https://openalex.org/W1515082873","https://openalex.org/W1917817482","https://openalex.org/W2028504835","https://openalex.org/W2106935654","https://openalex.org/W2115396359","https://openalex.org/W2124132254","https://openalex.org/W4253112770"],"related_works":["https://openalex.org/W1631753024","https://openalex.org/W2004325343","https://openalex.org/W2138022277","https://openalex.org/W2120424507","https://openalex.org/W2533212402","https://openalex.org/W2592133661","https://openalex.org/W2534143559","https://openalex.org/W2078880479","https://openalex.org/W2121865749","https://openalex.org/W4245257593"],"abstract_inverted_index":{"An":[0],"integrated":[1],"BIST-based":[2],"flow":[3],"streamlines":[4],"debugging":[5],"and":[6],"fault":[7],"diagnosis":[8],"of":[9],"increasingly":[10],"complex":[11],"SoC":[12],"devices.":[13],"This":[14],"methodology":[15],"can":[16],"help":[17],"meet":[18],"the":[19],"requirement":[20],"for":[21],"shorter":[22],"time":[23],"to":[24],"market.":[25]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}