{"id":"https://openalex.org/W2148172069","doi":"https://doi.org/10.1109/mdt.2002.1003786","title":"Embedded timing analysis: a soc infrastructure","display_name":"Embedded timing analysis: a soc infrastructure","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W2148172069","doi":"https://doi.org/10.1109/mdt.2002.1003786","mag":"2148172069"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1003786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1003786","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109341425","display_name":"S. Tabatabaei","orcid":"https://orcid.org/0009-0007-2632-9364"},"institutions":[{"id":"https://openalex.org/I4210128683","display_name":"Vector (United States)","ror":"https://ror.org/036y4q615","country_code":"US","type":"company","lineage":["https://openalex.org/I4210128683"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Tabatabaei","raw_affiliation_strings":["Vector 12 Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Vector 12 Corporation, USA","institution_ids":["https://openalex.org/I4210128683"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062724257","display_name":"A. Ivanov","orcid":"https://orcid.org/0000-0002-0882-6750"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Ivanov","raw_affiliation_strings":["University of British Columbia, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109341425"],"corresponding_institution_ids":["https://openalex.org/I4210128683"],"apc_list":null,"apc_paid":null,"fwci":9.1648,"has_fulltext":false,"cited_by_count":76,"citation_normalized_percentile":{"value":0.98514324,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"19","issue":"3","first_page":"22","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7866133451461792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7001078724861145},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6178767681121826},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5576989650726318},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5505257248878479},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5150179862976074},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.48542293906211853},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.4686402976512909},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4642050862312317},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42751413583755493},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.42272642254829407},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3736887574195862},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10118010640144348}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7866133451461792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7001078724861145},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6178767681121826},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5576989650726318},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5505257248878479},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5150179862976074},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.48542293906211853},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.4686402976512909},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4642050862312317},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42751413583755493},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.42272642254829407},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3736887574195862},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10118010640144348},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2002.1003786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1003786","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W615030097","https://openalex.org/W1499724623","https://openalex.org/W1507025318","https://openalex.org/W2015875528","https://openalex.org/W2101011954","https://openalex.org/W2121955149","https://openalex.org/W2156477850","https://openalex.org/W2161283733","https://openalex.org/W2298485616","https://openalex.org/W2562307969","https://openalex.org/W4301908153"],"related_works":["https://openalex.org/W3092420867","https://openalex.org/W2115729972","https://openalex.org/W2141405780","https://openalex.org/W2042032654","https://openalex.org/W2158291854","https://openalex.org/W2123535323","https://openalex.org/W2165340891","https://openalex.org/W2134944363","https://openalex.org/W4231005419","https://openalex.org/W1804063983"],"abstract_inverted_index":{"This":[0],"SoC":[1,23],"infrastructure":[2],"core":[3],"is":[4],"a":[5,19],"flexible,":[6],"scalable,":[7],"and":[8,32,35,40,43],"highly":[9],"accurate":[10],"embedded":[11],"time":[12],"interval":[13],"analyzer":[14],"(ETIA),":[15],"used":[16],"to":[17],"measure":[18],"variety":[20],"of":[21],"timing-related":[22],"characteristics,":[24],"including":[25],"jitter.":[26],"The":[27],"ETIA":[28],"requires":[29],"little":[30],"design":[31],"area":[33],"overhead":[34],"performs":[36],"accurately":[37],"under":[38],"process":[39],"environment":[41],"variation":[42],"noise.":[44]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}