{"id":"https://openalex.org/W1967967217","doi":"https://doi.org/10.1109/mdt.2002.1003783","title":"A strategy for mixed-signal yield improvement","display_name":"A strategy for mixed-signal yield improvement","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W1967967217","doi":"https://doi.org/10.1109/mdt.2002.1003783","mag":"1967967217"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.2002.1003783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1003783","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111902448","display_name":"J. Bordelon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108074","display_name":"HCL Technologies (United States)","ror":"https://ror.org/0201da008","country_code":"US","type":"company","lineage":["https://openalex.org/I4210108074","https://openalex.org/I96211989"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Bordelon","raw_affiliation_strings":["HPL Technologies"],"affiliations":[{"raw_affiliation_string":"HPL Technologies","institution_ids":["https://openalex.org/I4210108074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017932264","display_name":"Ben Tranchina","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108074","display_name":"HCL Technologies (United States)","ror":"https://ror.org/0201da008","country_code":"US","type":"company","lineage":["https://openalex.org/I4210108074","https://openalex.org/I96211989"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Tranchina","raw_affiliation_strings":["HPL Technologies"],"affiliations":[{"raw_affiliation_string":"HPL Technologies","institution_ids":["https://openalex.org/I4210108074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044369294","display_name":"V. Madangarli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108074","display_name":"HCL Technologies (United States)","ror":"https://ror.org/0201da008","country_code":"US","type":"company","lineage":["https://openalex.org/I4210108074","https://openalex.org/I96211989"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Madangarli","raw_affiliation_strings":["HPL Technologies"],"affiliations":[{"raw_affiliation_string":"HPL Technologies","institution_ids":["https://openalex.org/I4210108074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109071541","display_name":"M. Craig","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108074","display_name":"HCL Technologies (United States)","ror":"https://ror.org/0201da008","country_code":"US","type":"company","lineage":["https://openalex.org/I4210108074","https://openalex.org/I96211989"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Craig","raw_affiliation_strings":["HPL Technologies"],"affiliations":[{"raw_affiliation_string":"HPL Technologies","institution_ids":["https://openalex.org/I4210108074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5111902448"],"corresponding_institution_ids":["https://openalex.org/I4210108074"],"apc_list":null,"apc_paid":null,"fwci":1.8587,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.85695349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":"3","first_page":"12","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7556241750717163},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5439926385879517},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5365701913833618},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5326489806175232},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38881248235702515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3793775141239166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.342235267162323},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3389495015144348},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32103124260902405},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22312983870506287},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07954701781272888}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7556241750717163},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5439926385879517},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5365701913833618},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5326489806175232},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38881248235702515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3793775141239166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.342235267162323},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3389495015144348},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32103124260902405},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22312983870506287},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07954701781272888},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.2002.1003783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.2002.1003783","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W2131792281","https://openalex.org/W2156072930","https://openalex.org/W2491447123"],"related_works":["https://openalex.org/W1496339695","https://openalex.org/W3174096205","https://openalex.org/W2161335888","https://openalex.org/W4376453582","https://openalex.org/W3147033875","https://openalex.org/W2031235560","https://openalex.org/W2764722704","https://openalex.org/W2071235072","https://openalex.org/W1568390478","https://openalex.org/W4242383160"],"abstract_inverted_index":{"Mixed-signal":[0],"systems":[1,6],"offer":[2],"advantages":[3],"over":[4],"multichip":[5],"but":[7],"are":[8],"more":[9],"difficult":[10],"and":[11],"complex.":[12],"A":[13],"comprehensive":[14],"design-testing":[15],"plan":[16],"could":[17],"increase":[18],"the":[19],"viability":[20],"of":[21],"SoCs.":[22]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}