{"id":"https://openalex.org/W2077567910","doi":"https://doi.org/10.1109/mdt.1984.5005693","title":"Automated Synthesis of Digital systems","display_name":"Automated Synthesis of Digital systems","publication_year":1984,"publication_date":"1984-11-01","ids":{"openalex":"https://openalex.org/W2077567910","doi":"https://doi.org/10.1109/mdt.1984.5005693","mag":"2077567910"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.1984.5005693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.1984.5005693","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084461397","display_name":"Alice C. Parker","orcid":"https://orcid.org/0000-0001-9756-0183"},"institutions":[{"id":"https://openalex.org/I2800817003","display_name":"Southern California University for Professional Studies","ror":"https://ror.org/058zz0t50","country_code":"US","type":"education","lineage":["https://openalex.org/I2800817003"]},{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alice C. Parker","raw_affiliation_strings":["University of Southern California, USA","University of Southern California"],"affiliations":[{"raw_affiliation_string":"University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California","institution_ids":["https://openalex.org/I2800817003","https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5084461397"],"corresponding_institution_ids":["https://openalex.org/I2800817003","https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":9.48096886,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.98052851,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"4","first_page":"75","last_page":"81"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7724848985671997},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7154152393341064},{"id":"https://openalex.org/keywords/program-synthesis","display_name":"Program synthesis","score":0.6248887777328491},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5992062091827393},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5919508337974548},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5566012859344482},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.5053659081459045},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46454453468322754},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.45205870270729065},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3652041554450989},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3418115973472595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22206339240074158},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2216235101222992},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16481447219848633},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1597854495048523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13670086860656738}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7724848985671997},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7154152393341064},{"id":"https://openalex.org/C2776937632","wikidata":"https://www.wikidata.org/wiki/Q4117718","display_name":"Program synthesis","level":2,"score":0.6248887777328491},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5992062091827393},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5919508337974548},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5566012859344482},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.5053659081459045},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46454453468322754},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.45205870270729065},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3652041554450989},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3418115973472595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22206339240074158},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2216235101222992},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16481447219848633},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1597854495048523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13670086860656738},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.1984.5005693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.1984.5005693","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1874054088","https://openalex.org/W1972936324","https://openalex.org/W2003328979","https://openalex.org/W2003446039","https://openalex.org/W2015278167","https://openalex.org/W2031480854","https://openalex.org/W2051079211","https://openalex.org/W2071599593","https://openalex.org/W2102266326","https://openalex.org/W2116334265","https://openalex.org/W2136291591","https://openalex.org/W2137799088","https://openalex.org/W2141988540","https://openalex.org/W2151754028","https://openalex.org/W2154955407","https://openalex.org/W2167163830","https://openalex.org/W4212851583","https://openalex.org/W4233664013","https://openalex.org/W4233779746","https://openalex.org/W4235045345","https://openalex.org/W4236498245","https://openalex.org/W4244079841","https://openalex.org/W4246347036","https://openalex.org/W4254860142","https://openalex.org/W4255135910","https://openalex.org/W4256079109","https://openalex.org/W6643245587"],"related_works":["https://openalex.org/W2543290882","https://openalex.org/W2109697164","https://openalex.org/W1528726807","https://openalex.org/W3192482186","https://openalex.org/W2197466303","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2081132365","https://openalex.org/W2077567910","https://openalex.org/W2123467761"],"abstract_inverted_index":{"This":[0],"tutorial":[1,74,108],"describes":[2],"the":[3,76,82,88,95,107,110],"automatic":[4],"synthesis":[5,13,38,61,92],"of":[6,19,60,78,85,97,112],"digital":[7],"implementations":[8],"from":[9,36],"higher-level":[10],"specifications.":[11],"The":[12,47,73],"process":[14],"is":[15,63],"described":[16],"in":[17],"terms":[18],"four":[20],"mechanisms:":[21],"resource":[22],"allocation,":[23],"design":[24,86,99],"transformation,":[25],"composition,":[26],"and":[27,44,54,70,94,104],"scheduling.":[28],"These":[29],"mechanisms":[30],"are":[31],"illustrated":[32],"with":[33],"examples":[34],"taken":[35],"three":[37],"categories:":[39],"algorithm":[40],"synthesis,":[41,43,80],"register-transfer":[42],"logic":[45],"synthesis.":[46,114],"latter":[48],"two":[49],"categories":[50],"encompass":[51],"both":[52],"data-path":[53],"control":[55],"design.":[56],"An":[57],"early":[58],"history":[59],"research":[62],"given,":[64],"highlighting":[65],"work":[66],"done":[67],"at":[68],"IBM":[69],"Carnegie-Mellon":[71],"University.":[72],"summarizes":[75,109],"difficulties":[77],"automating":[79],"including":[81],"combinatorial":[83],"explosion":[84],"possibilities,":[87],"interaction":[89],"between":[90],"different":[91],"tasks,":[93],"difficulty":[96],"estimating":[98],"attributes":[100],"such":[101],"as":[102],"cost":[103],"speed.":[105],"Finally,":[106],"success":[111],"automated":[113]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}