{"id":"https://openalex.org/W1967956763","doi":"https://doi.org/10.1109/mdt.1984.5005651","title":"Exploiting Domain Knowledge in IC Cell Layout","display_name":"Exploiting Domain Knowledge in IC Cell Layout","publication_year":1984,"publication_date":"1984-08-01","ids":{"openalex":"https://openalex.org/W1967956763","doi":"https://doi.org/10.1109/mdt.1984.5005651","mag":"1967956763"},"language":"en","primary_location":{"id":"doi:10.1109/mdt.1984.5005651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.1984.5005651","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100376589","display_name":"Jin\u2010Hee Kim","orcid":"https://orcid.org/0000-0002-1562-9835"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin H. Kim","raw_affiliation_strings":["Carnegie Mellon University, USA","Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111511141","display_name":"John McDermott","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John McDermott","raw_affiliation_strings":["Carnegie Mellon University, USA","Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024012980","display_name":"Daniel P. Siewiorek","orcid":"https://orcid.org/0000-0001-6644-3929"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel P. Siewiorek","raw_affiliation_strings":["Carnegie Mellon University, USA","Carnegie Mellon University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.9878,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.97474078,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":"3","first_page":"52","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7801331281661987},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.6816468834877014},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.612964391708374},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5898849964141846},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5117354393005371},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5060595870018005},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.5008926391601562},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4650358557701111},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4420810639858246},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4336532950401306},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41678181290626526},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.413800984621048},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3726213574409485},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34283602237701416},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.2827327847480774},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26912784576416016},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2627834677696228},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19763416051864624},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.14482349157333374},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14367419481277466},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10567975044250488},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09109967947006226},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08847922086715698}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7801331281661987},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.6816468834877014},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.612964391708374},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5898849964141846},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5117354393005371},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5060595870018005},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.5008926391601562},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4650358557701111},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4420810639858246},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4336532950401306},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41678181290626526},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.413800984621048},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3726213574409485},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34283602237701416},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.2827327847480774},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26912784576416016},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2627834677696228},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19763416051864624},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.14482349157333374},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14367419481277466},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10567975044250488},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09109967947006226},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08847922086715698},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdt.1984.5005651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdt.1984.5005651","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W33497598","https://openalex.org/W1553764325","https://openalex.org/W1613651675","https://openalex.org/W1666015432","https://openalex.org/W1989530661","https://openalex.org/W2005004006","https://openalex.org/W2012228084","https://openalex.org/W2145734246","https://openalex.org/W2154949934","https://openalex.org/W2476441894","https://openalex.org/W4249703826","https://openalex.org/W6601385414","https://openalex.org/W6633138327","https://openalex.org/W6681333088"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W2357425846","https://openalex.org/W2376726667","https://openalex.org/W583900352","https://openalex.org/W162881505","https://openalex.org/W2376028644","https://openalex.org/W2466238913","https://openalex.org/W2125213949","https://openalex.org/W1464706131","https://openalex.org/W2154007719"],"abstract_inverted_index":{"This":[0],"article":[1],"describes":[2],"a":[3,50,94],"knowledge-based":[4],"expert":[5],"system,":[6],"Talib,":[7],"whose":[8],"domain":[9],"of":[10,18,39,60,68,79,110],"expertise":[11],"is":[12,46,91,102],"in":[13,35,48,83,107],"the":[14,19,36,58,61,66,69,77,80,108],"cell":[15,70,88],"layout":[16,71,89],"phase":[17],"IC":[20,33],"design":[21,32],"task.":[22],"It":[23,101],"applies":[24],"Al":[25],"techniques":[26],"and":[27,73],"has":[28],"been":[29],"used":[30],"to":[31,41,105],"layouts":[34],"circuit":[37,63],"range":[38],"four":[40],"86":[42],"transistors.":[43],"The":[44,87],"system":[45],"implemented":[47],"OPS5,":[49],"general-purpose":[51],"rule-based":[52],"language.":[53],"Talib":[54],"accepts":[55],"as":[56,75],"input":[57],"schematic":[59],"proposed":[62],"along":[64],"with":[65],"description":[67,78],"boundary,":[72],"produces":[74],"output":[76],"mask":[81],"geometry":[82],"CalTech":[84],"Intermediate":[85],"Form.":[86],"problem":[90],"based":[92],"on":[93],"single":[95,97],"metal,":[96],"polysilicon,":[98],"NMOS":[99],"process.":[100],"further":[103],"constrained":[104],"be":[106],"framework":[109],"Manhattan":[111],"geometry,":[112],"hence":[113],"only":[114],"orthogonal":[115],"lines":[116],"are":[117],"used.":[118]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}