{"id":"https://openalex.org/W4414221789","doi":"https://doi.org/10.1109/mdat.2025.3608640","title":"Impact of Partial TMR on RISC-V Processor Reliability","display_name":"Impact of Partial TMR on RISC-V Processor Reliability","publication_year":2025,"publication_date":"2025-09-10","ids":{"openalex":"https://openalex.org/W4414221789","doi":"https://doi.org/10.1109/mdat.2025.3608640"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2025.3608640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2025.3608640","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109167408","display_name":"Eduardo Mara\u00f1on Aguilar","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Mara\u00f1on","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Institute of Informatics, Microelectronics Graduate Program (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0009-0007-0629-4002","affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Institute of Informatics, Microelectronics Graduate Program (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069385208","display_name":"F\u00e1bio Benevenuti","orcid":"https://orcid.org/0000-0002-0996-9470"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabio Benevenuti","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Institute of Informatics, Microelectronics Graduate Program (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-0996-9470","affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Institute of Informatics, Microelectronics Graduate Program (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda Kastensmidt","raw_affiliation_strings":["Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Institute of Informatics, Microelectronics Graduate Program (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-5767-8582","affiliations":[{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Institute of Informatics, Microelectronics Graduate Program (PGMICRO), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Nilberto Medina","orcid":"https://orcid.org/0000-0003-0650-6507"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nilberto Medina","raw_affiliation_strings":["University of São Paulo, São Paulo, Brazil"],"raw_orcid":"https://orcid.org/0000-0003-0650-6507","affiliations":[{"raw_affiliation_string":"University of São Paulo, São Paulo, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Nemitala Added","orcid":"https://orcid.org/0000-0001-9611-8721"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nemitala Added","raw_affiliation_strings":["University of São Paulo, São Paulo, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-9611-8721","affiliations":[{"raw_affiliation_string":"University of São Paulo, São Paulo, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Vitor Aguiar","orcid":"https://orcid.org/0000-0001-6199-0800"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vitor Aguiar","raw_affiliation_strings":["University of São Paulo, São Paulo, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-6199-0800","affiliations":[{"raw_affiliation_string":"University of São Paulo, São Paulo, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":null,"display_name":"Marcilei Guazzelli","orcid":"https://orcid.org/0000-0001-7110-7241"},"institutions":[{"id":"https://openalex.org/I139221136","display_name":"Centro Universit\u00e1rio FEI","ror":"https://ror.org/007kf5222","country_code":"BR","type":"education","lineage":["https://openalex.org/I139221136"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcilei Guazzelli","raw_affiliation_strings":["University Center of FEI, São Bernardo do Campo, Brazil"],"raw_orcid":"https://orcid.org/0000-0001-7110-7241","affiliations":[{"raw_affiliation_string":"University Center of FEI, São Bernardo do Campo, Brazil","institution_ids":["https://openalex.org/I139221136"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5352,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70646513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"43","issue":"2","first_page":"36","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.9017999768257141},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6887000203132629},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.6880999803543091},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5651000142097473},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4618000090122223},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.43779999017715454},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.4255000054836273},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4106000065803528},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.39500001072883606}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.9017999768257141},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6887000203132629},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.6880999803543091},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6513000130653381},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5755000114440918},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5651000142097473},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4618000090122223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4551999866962433},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.43779999017715454},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.4255000054836273},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4106000065803528},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39989998936653137},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.39500001072883606},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.38769999146461487},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.37770000100135803},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.37470000982284546},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.35920000076293945},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.3418999910354614},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.3278999924659729},{"id":"https://openalex.org/C50712370","wikidata":"https://www.wikidata.org/wiki/Q4269346","display_name":"Software fault tolerance","level":3,"score":0.31520000100135803},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.30720001459121704},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.3068000078201294},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.2922999858856201},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.28610000014305115},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.2694000005722046},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2524999976158142},{"id":"https://openalex.org/C119907115","wikidata":"https://www.wikidata.org/wiki/Q6815725","display_name":"Memory errors","level":3,"score":0.25209999084472656},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.250900000333786}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2025.3608640","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2025.3608640","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4099733254","display_name":null,"funder_award_id":"2023/16053-8","funder_id":"https://openalex.org/F4320320997","funder_display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo"},{"id":"https://openalex.org/G5408807377","display_name":null,"funder_award_id":"N629092212014","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"}],"funders":[{"id":"https://openalex.org/F4320320997","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","ror":"https://ror.org/02ddkpn78"},{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"We":[0,52],"investigate":[1],"the":[2,24,35,48,80,106,117,124,143,168],"implementation":[3],"of":[4,12,28,108,121],"triple":[5],"modular":[6],"redundancy":[7,65],"(TMR)":[8],"with":[9,75,123,166,177],"different":[10],"number":[11],"voters":[13],"in":[14,23,39,73,93,97,151,158],"a":[15,155],"softcore":[16],"RISC-V":[17],"microprocessor":[18,33],"to":[19,89,104,135,174],"mitigate":[20],"radiation-induced":[21,91,100],"faults":[22,92,101],"configuration":[25],"memory":[26,76],"(CRAM)":[27],"SRAM-based":[29],"FPGA.":[30],"The":[31],"case-study":[32],"is":[34,71,102],"Steel":[36],"Core":[37],"implemented":[38,53],"AMD":[40],"Xilinx":[41],"7-Series/Zynq-7000":[42],"device,":[43],"executing":[44],"benchmark":[45],"software":[46],"on":[47],"FreeRTOS":[49],"operating":[50],"system.":[51],"coarse-grained":[54],"TMR":[55,60,70,110,122],"(CGTMR)":[56],"and":[57,66,111,161],"fine-grained":[58],"distributed":[59],"(FGDTMR)":[61],"using":[62],"an":[63],"automated":[64],"voter":[67],"insertion":[68],"tool.":[69],"used":[72,103],"combination":[74],"scrubber":[77],"featured":[78],"by":[79,126],"FPGA":[81],"hardware,":[82],"which":[83],"uses":[84],"error":[85],"correction":[86],"codes":[87],"(ECC)":[88],"revert":[90],"CRAM.":[94],"Fault":[95],"injection":[96],"CRAM":[98],"emulating":[99],"evaluate":[105],"benefits":[107],"both":[109],"ECC.":[112],"Under":[113],"fault":[114,118,144,171],"injection,":[115],"combining":[116],"masking":[119],"capability":[120],"self-healing":[125],"ECC,":[127,147,167],"improved":[128],"mean":[129],"time":[130],"between":[131],"failures":[132],"(MTBF)":[133],"up":[134],"5\u00d7.":[136],"ECC":[137],"alone":[138],"did":[139],"not":[140],"improve":[141],"significantly":[142],"tolerance.":[145],"Without":[146],"FGDTMR":[148,175],"improves":[149],"MTBF":[150],"2\u00d7,":[152],"but":[153,176],"at":[154],"higher":[156],"cost":[157],"circuit":[159],"area":[160],"resources":[162,180],"usage.":[163,181],"When":[164],"combined":[165],"CGTMR":[169],"provides":[170],"tolerance":[172],"comparable":[173],"30%":[178],"less":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-09-16T00:00:00"}