{"id":"https://openalex.org/W4386275792","doi":"https://doi.org/10.1109/mdat.2023.3310167","title":"Fast Analysis Using Finite Queuing Model for Multilayer NoCs","display_name":"Fast Analysis Using Finite Queuing Model for Multilayer NoCs","publication_year":2023,"publication_date":"2023-08-30","ids":{"openalex":"https://openalex.org/W4386275792","doi":"https://doi.org/10.1109/mdat.2023.3310167"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2023.3310167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2023.3310167","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071363662","display_name":"Shruti Yadav Narayana","orcid":"https://orcid.org/0009-0001-5359-6923"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shruti Y. Narayana","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"],"raw_orcid":"https://orcid.org/0009-0001-5359-6923","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043173800","display_name":"Sumit K. Mandal","orcid":"https://orcid.org/0000-0002-9294-1603"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sumit K. Mandal","raw_affiliation_strings":["Department of Computer Science and Automation, Indian Institute of Science, Bengaluru, India"],"raw_orcid":"https://orcid.org/0000-0002-9294-1603","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Automation, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078114699","display_name":"Raid Ayoub","orcid":"https://orcid.org/0000-0002-1175-2983"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raid Ayoub","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-1175-2983","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044904705","display_name":"Mohammad Mainul Islam","orcid":"https://orcid.org/0000-0002-8308-4371"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad M. Islam","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007256099","display_name":"Michael Kishinevsky","orcid":"https://orcid.org/0000-0002-5593-9694"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Kishinevsky","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084255924","display_name":"\u00dcmit Y. Ogras","orcid":"https://orcid.org/0000-0002-5045-5535"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Umit Y. Ogras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"],"raw_orcid":"https://orcid.org/0000-0002-5045-5535","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5264,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6584736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"40","issue":"6","first_page":"112","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.8205987811088562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.749416172504425},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.5734015107154846},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5532947778701782},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5530784130096436},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4710046350955963},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3393162488937378},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24660581350326538},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06288924813270569}],"concepts":[{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.8205987811088562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.749416172504425},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.5734015107154846},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5532947778701782},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5530784130096436},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4710046350955963},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3393162488937378},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24660581350326538},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06288924813270569}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2023.3310167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2023.3310167","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1984509316","https://openalex.org/W1990019746","https://openalex.org/W2005210959","https://openalex.org/W2036853599","https://openalex.org/W2118231264","https://openalex.org/W2118241278","https://openalex.org/W2142364550","https://openalex.org/W2147657366","https://openalex.org/W2156510866","https://openalex.org/W2375937484","https://openalex.org/W2612094043","https://openalex.org/W2796645376","https://openalex.org/W2912281309","https://openalex.org/W2979568057","https://openalex.org/W3113225460"],"related_works":["https://openalex.org/W2392835431","https://openalex.org/W1965371215","https://openalex.org/W2126932387","https://openalex.org/W1842396145","https://openalex.org/W2353762239","https://openalex.org/W2108990487","https://openalex.org/W2484966135","https://openalex.org/W2015050211","https://openalex.org/W2126435977","https://openalex.org/W2027230364"],"abstract_inverted_index":{"This":[0,16],"article":[1],"introduces":[2],"a":[3],"performance":[4],"analysis":[5],"technique":[6,17],"that":[7],"accounts":[8],"for":[9],"interlayer":[10],"dependencies":[11],"in":[12],"multilayer":[13],"Networks-on-Chip":[14],"(NoCs).":[15],"is":[18],"based":[19],"on":[20],"estimating":[21],"queuing":[22],"delays":[23],"and":[24],"blocking":[25],"probabilities":[26],"between":[27],"layers.":[28]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}