{"id":"https://openalex.org/W4366668750","doi":"https://doi.org/10.1109/mdat.2023.3269389","title":"Novel Technique for Manufacturing, System-Level, and In-System Testing of Large SoC Using Functional Protocol-Based High-Speed I/O","display_name":"Novel Technique for Manufacturing, System-Level, and In-System Testing of Large SoC Using Functional Protocol-Based High-Speed I/O","publication_year":2023,"publication_date":"2023-04-21","ids":{"openalex":"https://openalex.org/W4366668750","doi":"https://doi.org/10.1109/mdat.2023.3269389"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2023.3269389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2023.3269389","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048108354","display_name":"Amit Pandey","orcid":null},"institutions":[{"id":"https://openalex.org/I1311688040","display_name":"Amazon (United States)","ror":"https://ror.org/04mv4n011","country_code":"US","type":"company","lineage":["https://openalex.org/I1311688040"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amit Pandey","raw_affiliation_strings":["Amazon Web Services (AWS), Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Amazon Web Services (AWS), Austin, TX, USA","institution_ids":["https://openalex.org/I1311688040"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090952488","display_name":"Brendan Tully","orcid":null},"institutions":[{"id":"https://openalex.org/I1311688040","display_name":"Amazon (United States)","ror":"https://ror.org/04mv4n011","country_code":"US","type":"company","lineage":["https://openalex.org/I1311688040"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brendan Tully","raw_affiliation_strings":["Amazon Web Services (AWS), Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Amazon Web Services (AWS), Austin, TX, USA","institution_ids":["https://openalex.org/I1311688040"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022493474","display_name":"Abhijeet Samudra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhijeet Samudra","raw_affiliation_strings":["Synopsys, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006468359","display_name":"Ajay Nagarandal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ajay Nagarandal","raw_affiliation_strings":["Synopsys, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042430727","display_name":"Karthikeyan Natarajan","orcid":"https://orcid.org/0000-0001-7978-3041"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthikeyan Natarajan","raw_affiliation_strings":["Synopsys, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085450738","display_name":"Rahul Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rahul Singhal","raw_affiliation_strings":["Synopsys, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5048108354"],"corresponding_institution_ids":["https://openalex.org/I1311688040"],"apc_list":null,"apc_paid":null,"fwci":0.308,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4549309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"40","issue":"4","first_page":"17","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7277891635894775},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6240324378013611},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6185919046401978},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.5484129786491394},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5277826189994812},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5083295702934265},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3343115746974945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23346376419067383},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08576029539108276},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05626973509788513}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7277891635894775},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6240324378013611},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6185919046401978},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.5484129786491394},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5277826189994812},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5083295702934265},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3343115746974945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23346376419067383},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08576029539108276},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05626973509788513},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2023.3269389","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2023.3269389","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1488178255","https://openalex.org/W2345328480","https://openalex.org/W2914473838","https://openalex.org/W3170867545","https://openalex.org/W3176184241","https://openalex.org/W4246741113","https://openalex.org/W4282984318","https://openalex.org/W4312597647","https://openalex.org/W6796818134"],"related_works":["https://openalex.org/W2753223082","https://openalex.org/W3025119703","https://openalex.org/W4387941415","https://openalex.org/W2347757802","https://openalex.org/W600655143","https://openalex.org/W4385372470","https://openalex.org/W1559940255","https://openalex.org/W2373396576","https://openalex.org/W2115579119","https://openalex.org/W2017236304"],"abstract_inverted_index":{"This":[0,18],"article":[1],"discusses":[2],"the":[3,7,78,81],"method":[4,19],"of":[5,10,40,57,80],"using":[6],"functional":[8],"protocol":[9],"an":[11],"existing":[12],"high-speed":[13],"I/O":[14],"port":[15],"for":[16,69,75],"testing.":[17],"enables":[20],"reduced":[21],"GPIO":[22],"pin":[23,54],"requirement":[24],"during":[25],"manufacturing":[26],"test":[27,64,74],"and":[28,72],"running":[29],"full":[30],"structural":[31],"content":[32],"while":[33],"embedded":[34],"in":[35],"a":[36],"functioning":[37],"system.":[38],"Frequency":[39],"on-chip":[41],"scan":[42],"networks":[43],"can":[44,66],"be":[45,67],"increased":[46],"as":[47],"it":[48],"is":[49],"no":[50],"longer":[51],"limited":[52],"by":[53],"timing":[55],"bottlenecks":[56],"regular,":[58],"slow-speed":[59],"I/Os.":[60],"The":[61],"same":[62],"HSAT-based":[63],"infrastructure":[65],"used":[68],"enabling":[70],"system-level":[71],"in-system":[73],"monitoring":[76],"throughout":[77],"lifecycle":[79],"chip.":[82]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}