{"id":"https://openalex.org/W3080940989","doi":"https://doi.org/10.1109/mdat.2020.3042177","title":"ALIGN: A System for Automating Analog Layout","display_name":"ALIGN: A System for Automating Analog Layout","publication_year":2020,"publication_date":"2020-12-03","ids":{"openalex":"https://openalex.org/W3080940989","doi":"https://doi.org/10.1109/mdat.2020.3042177","mag":"3080940989"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2020.3042177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2020.3042177","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"preprint","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2008.10682","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006995274","display_name":"Tonmoy Dhar","orcid":"https://orcid.org/0000-0003-0980-9749"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tonmoy Dhar","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063963932","display_name":"Kishor Kunal","orcid":"https://orcid.org/0000-0003-3510-9850"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kishor Kunal","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101587350","display_name":"Yaguang Li","orcid":"https://orcid.org/0000-0001-9425-034X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaguang Li","raw_affiliation_strings":["Texas A&M University, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063857392","display_name":"Meghna Madhusudan","orcid":"https://orcid.org/0000-0001-5101-2421"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meghna Madhusudan","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004779677","display_name":"Jitesh Poojary","orcid":"https://orcid.org/0000-0001-7548-9064"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jitesh Poojary","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100732194","display_name":"Arvind Sharma","orcid":"https://orcid.org/0000-0002-9250-9642"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind K. Sharma","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055673445","display_name":"Wenbin Xu","orcid":"https://orcid.org/0000-0001-5165-8556"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenbin Xu","raw_affiliation_strings":["Texas A&M University, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053468539","display_name":"Steven M. Burns","orcid":"https://orcid.org/0000-0003-0248-5403"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven M. Burns","raw_affiliation_strings":["Intel Labs, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059037025","display_name":"Ramesh Harjani","orcid":"https://orcid.org/0000-0001-7691-566X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Harjani","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061222925","display_name":"Desmond A. Kirkpatrick","orcid":"https://orcid.org/0000-0002-6982-1830"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Desmond A. Kirkpatrick","raw_affiliation_strings":["Intel Labs, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028130545","display_name":"Parijat Mukherjee","orcid":"https://orcid.org/0000-0002-2532-7347"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Parijat Mukherjee","raw_affiliation_strings":["Intel Labs, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055160439","display_name":"Soner Yaldiz","orcid":"https://orcid.org/0000-0002-0715-0859"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soner Yaldiz","raw_affiliation_strings":["Intel Labs, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":14,"corresponding_author_ids":["https://openalex.org/A5006995274"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07680161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"38","issue":"2","first_page":"8","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9711459875106812},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.8051097393035889},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.7404580116271973},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6700236201286316},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5807440280914307},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5622239112854004},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5379598140716553},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5279822945594788},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5212374329566956},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.49898362159729004},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4569873809814453},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42380380630493164},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4191254675388336},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4121779799461365},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.40254440903663635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38786083459854126},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3868269920349121},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.38601958751678467},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3829582631587982},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35286247730255127},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2801034450531006},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2363620102405548},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22910207509994507},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.1738920509815216},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12722185254096985},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0807584822177887}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9711459875106812},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.8051097393035889},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.7404580116271973},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6700236201286316},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5807440280914307},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5622239112854004},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5379598140716553},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5279822945594788},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5212374329566956},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.49898362159729004},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4569873809814453},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42380380630493164},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4191254675388336},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4121779799461365},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.40254440903663635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38786083459854126},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3868269920349121},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.38601958751678467},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3829582631587982},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35286247730255127},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2801034450531006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2363620102405548},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22910207509994507},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.1738920509815216},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12722185254096985},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0807584822177887},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/mdat.2020.3042177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2020.3042177","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:2008.10682","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2008.10682","pdf_url":"https://arxiv.org/pdf/2008.10682","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"mag:3080940989","is_oa":true,"landing_page_url":"https://arxiv.org/pdf/2008.10682.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"arXiv (Cornell University)","raw_type":null},{"id":"doi:10.48550/arxiv.2008.10682","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2008.10682","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2008.10682","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2008.10682","pdf_url":"https://arxiv.org/pdf/2008.10682","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1353427963","display_name":null,"funder_award_id":"N660011824048","funder_id":"https://openalex.org/F4320337532","funder_display_name":"Space and Naval Warfare Systems Command"}],"funders":[{"id":"https://openalex.org/F4320337532","display_name":"Space and Naval Warfare Systems Command","ror":"https://ror.org/000ztjy10"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3080940989.pdf","grobid_xml":"https://content.openalex.org/works/W3080940989.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W617196099","https://openalex.org/W1588400783","https://openalex.org/W1999357165","https://openalex.org/W2020787948","https://openalex.org/W2045221862","https://openalex.org/W2094786483","https://openalex.org/W2102676394","https://openalex.org/W2108229403","https://openalex.org/W2108477391","https://openalex.org/W2114912418","https://openalex.org/W2126996785","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2200927532","https://openalex.org/W2545316175","https://openalex.org/W2946332877","https://openalex.org/W2998328510","https://openalex.org/W3036312847","https://openalex.org/W3047288794","https://openalex.org/W3112236443","https://openalex.org/W3113090643","https://openalex.org/W6729700757","https://openalex.org/W6779758571","https://openalex.org/W6783549322","https://openalex.org/W6787026827"],"related_works":["https://openalex.org/W1517475823","https://openalex.org/W2253798206","https://openalex.org/W2583707817","https://openalex.org/W2837067130","https://openalex.org/W2776318214","https://openalex.org/W2164894651","https://openalex.org/W1489481081","https://openalex.org/W2927402824","https://openalex.org/W1592891549","https://openalex.org/W2376028644","https://openalex.org/W2102448175","https://openalex.org/W2465212322","https://openalex.org/W1590842697","https://openalex.org/W3178280779","https://openalex.org/W3020710412","https://openalex.org/W3183037002","https://openalex.org/W2102107974","https://openalex.org/W2117789146","https://openalex.org/W3155308403","https://openalex.org/W2245593339"],"abstract_inverted_index":{"This":[0],"article":[1],"describes":[2],"a":[3],"correct":[4],"by":[5],"construction":[6],"approach":[7],"to":[8,24,27],"synthesize":[9],"electrically":[10],"and":[11],"designs":[12],"compliant":[13],"design.":[14],"By":[15],"taking":[16],"advantage":[17],"of":[18,31],"layout":[19],"hierarchies":[20],"they":[21],"are":[22],"able":[23],"apply":[25],"this":[26],"an":[28],"interesting":[29],"class":[30],"circuits.":[32]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}