{"id":"https://openalex.org/W2785744026","doi":"https://doi.org/10.1109/mdat.2019.2897964","title":"Voltage-Driven Building Block for Hardware Belief Networks","display_name":"Voltage-Driven Building Block for Hardware Belief Networks","publication_year":2019,"publication_date":"2019-02-06","ids":{"openalex":"https://openalex.org/W2785744026","doi":"https://doi.org/10.1109/mdat.2019.2897964","mag":"2785744026"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2019.2897964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2019.2897964","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1801.09026","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062503584","display_name":"Orchi Hassan","orcid":"https://orcid.org/0000-0003-4886-1419"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Orchi Hassan","raw_affiliation_strings":["Purdue University"],"raw_orcid":"https://orcid.org/0000-0003-4886-1419","affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001666662","display_name":"Kerem Y. \u00c7amsar\u0131","orcid":"https://orcid.org/0000-0002-6876-8812"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kerem Y. Camsari","raw_affiliation_strings":["Purdue University"],"raw_orcid":"https://orcid.org/0000-0002-6876-8812","affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013330172","display_name":"Supriyo Datta","orcid":"https://orcid.org/0000-0001-8577-984X"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Supriyo Datta","raw_affiliation_strings":["Purdue University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":1.3717,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.79664246,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"36","issue":"3","first_page":"15","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.6626163125038147},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6593562960624695},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6323130130767822},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6088641285896301},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5684008002281189},{"id":"https://openalex.org/keywords/stochastic-computing","display_name":"Stochastic computing","score":0.51708984375},{"id":"https://openalex.org/keywords/invertible-matrix","display_name":"Invertible matrix","score":0.4485873878002167},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4393380880355835},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4251026511192322},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.38909465074539185},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3727571368217468},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34234368801116943},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32643455266952515},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.30693691968917847},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.24354982376098633},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23912614583969116},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23190376162528992},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.21002072095870972},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2069907784461975},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17069679498672485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15640529990196228}],"concepts":[{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.6626163125038147},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6593562960624695},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6323130130767822},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6088641285896301},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5684008002281189},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.51708984375},{"id":"https://openalex.org/C96442724","wikidata":"https://www.wikidata.org/wiki/Q242188","display_name":"Invertible matrix","level":2,"score":0.4485873878002167},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4393380880355835},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4251026511192322},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.38909465074539185},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3727571368217468},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34234368801116943},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32643455266952515},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.30693691968917847},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.24354982376098633},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23912614583969116},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23190376162528992},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.21002072095870972},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2069907784461975},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17069679498672485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15640529990196228},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mdat.2019.2897964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2019.2897964","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:1801.09026","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1801.09026","pdf_url":"https://arxiv.org/pdf/1801.09026","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt1sh8b2gs","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/1sh8b2gs","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Design and Test, vol 36, iss 3","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1801.09026","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1801.09026","pdf_url":"https://arxiv.org/pdf/1801.09026","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1553749815","https://openalex.org/W2156728623","https://openalex.org/W2160142098","https://openalex.org/W2205573708","https://openalex.org/W2410990693","https://openalex.org/W2534684513","https://openalex.org/W2593865516","https://openalex.org/W2614421097","https://openalex.org/W2764162517","https://openalex.org/W2766775637","https://openalex.org/W2963166057","https://openalex.org/W3099679779","https://openalex.org/W3101291997","https://openalex.org/W3103408289","https://openalex.org/W4246219036","https://openalex.org/W6745658945"],"related_works":["https://openalex.org/W4319431600","https://openalex.org/W2768509551","https://openalex.org/W3089454993","https://openalex.org/W2753188468","https://openalex.org/W4226092179","https://openalex.org/W4306791972","https://openalex.org/W2910319223","https://openalex.org/W4390846322","https://openalex.org/W3212867030","https://openalex.org/W2946056769"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"the":[3,55],"authors":[4],"present":[5],"a":[6,17,32,51],"hardware":[7],"building":[8,44],"block":[9],"for":[10],"probabilistic":[11,18],"spin":[12],"logic":[13],"(PSL)":[14],"consisting":[15],"of":[16,54],"bit":[19],"(p-bit)":[20],"made":[21],"from":[22],"an":[23],"embedded":[24],"low-barrier":[25],"unstable":[26],"magnetic":[27],"tunnel":[28],"junction":[29],"(MTJ)":[30],"and":[31],"capacitive":[33],"voltage":[34],"adder.":[35],"It":[36],"was":[37],"demonstrated":[38],"through":[39],"simulation":[40],"that":[41],"these":[42],"interconnected":[43],"blocks":[45],"can":[46],"be":[47],"designed":[48],"to":[49],"solve":[50],"small":[52],"instance":[53],"NP-complete":[56],"Subset":[57],"Sum":[58],"Problem.":[59],"\u2014An":[60],"Chen,":[61],"Semiconductor":[62],"Research":[63],"Corporation":[64]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-28T07:46:37.118299","created_date":"2025-10-10T00:00:00"}