{"id":"https://openalex.org/W2622497901","doi":"https://doi.org/10.1109/mdat.2017.2713352","title":"Formal-Based Design and Verification of SoC Arbitration Protocols: A Comparative Analysis of TDMA and Round-Robin","display_name":"Formal-Based Design and Verification of SoC Arbitration Protocols: A Comparative Analysis of TDMA and Round-Robin","publication_year":2017,"publication_date":"2017-06-07","ids":{"openalex":"https://openalex.org/W2622497901","doi":"https://doi.org/10.1109/mdat.2017.2713352","mag":"2622497901"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2017.2713352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2017.2713352","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061018867","display_name":"Maroua Ben Slimane","orcid":null},"institutions":[{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]},{"id":"https://openalex.org/I2800887215","display_name":"Tunisia Polytechnic School","ror":"https://ror.org/00dse3307","country_code":"TN","type":"education","lineage":["https://openalex.org/I2800887215"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Maroua Ben Slimane","raw_affiliation_strings":["University of Carthage, Tunisia Polytechnic School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Carthage, Tunisia Polytechnic School","institution_ids":["https://openalex.org/I179097149","https://openalex.org/I2800887215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076302872","display_name":"Imene Ben Hafaiedh","orcid":"https://orcid.org/0000-0001-7941-158X"},"institutions":[{"id":"https://openalex.org/I63596082","display_name":"Tunis El Manar University","ror":"https://ror.org/029cgt552","country_code":"TN","type":"education","lineage":["https://openalex.org/I63596082"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Imene Ben Hafaiedh","raw_affiliation_strings":["Higher Institute of Computer Science of Ariana, Ariana, Tunisia","University of Tunis El Manar, ISI"],"raw_orcid":"https://orcid.org/0000-0001-7941-158X","affiliations":[{"raw_affiliation_string":"Higher Institute of Computer Science of Ariana, Ariana, Tunisia","institution_ids":[]},{"raw_affiliation_string":"University of Tunis El Manar, ISI","institution_ids":["https://openalex.org/I63596082"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013722824","display_name":"Riadh Robbana","orcid":"https://orcid.org/0000-0001-5736-4137"},"institutions":[{"id":"https://openalex.org/I176902721","display_name":"Carthage College","ror":"https://ror.org/00wkay776","country_code":"US","type":"education","lineage":["https://openalex.org/I176902721"]},{"id":"https://openalex.org/I179097149","display_name":"University of Carthage","ror":"https://ror.org/057x6za15","country_code":"TN","type":"education","lineage":["https://openalex.org/I179097149"]},{"id":"https://openalex.org/I42731748","display_name":"National Institute of Applied Science and Technology","ror":"https://ror.org/00qn2rd91","country_code":"TN","type":"facility","lineage":["https://openalex.org/I42731748"]}],"countries":["TN","US"],"is_corresponding":false,"raw_author_name":"Riadh Robbana","raw_affiliation_strings":["University of Carthage, INSAT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Carthage, INSAT","institution_ids":["https://openalex.org/I176902721","https://openalex.org/I179097149","https://openalex.org/I42731748"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5929,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.8494904,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"34","issue":"5","first_page":"54","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.766868531703949},{"id":"https://openalex.org/keywords/time-division-multiple-access","display_name":"Time division multiple access","score":0.6406266093254089},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.6075790524482727},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5364485383033752},{"id":"https://openalex.org/keywords/arbitration","display_name":"Arbitration","score":0.5268322825431824},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5039562582969666},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4938231408596039},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.35950160026550293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33214518427848816},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18199867010116577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11672574281692505}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.766868531703949},{"id":"https://openalex.org/C117313154","wikidata":"https://www.wikidata.org/wiki/Q878344","display_name":"Time division multiple access","level":2,"score":0.6406266093254089},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.6075790524482727},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5364485383033752},{"id":"https://openalex.org/C160151201","wikidata":"https://www.wikidata.org/wiki/Q207946","display_name":"Arbitration","level":2,"score":0.5268322825431824},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5039562582969666},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4938231408596039},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.35950160026550293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33214518427848816},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18199867010116577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11672574281692505},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2017.2713352","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2017.2713352","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W9975725","https://openalex.org/W107646481","https://openalex.org/W143296170","https://openalex.org/W1892255185","https://openalex.org/W2044598262","https://openalex.org/W2098346263","https://openalex.org/W2133038101","https://openalex.org/W2133740077","https://openalex.org/W2166178773","https://openalex.org/W2402607112","https://openalex.org/W2501336311","https://openalex.org/W3106343240","https://openalex.org/W6600404174","https://openalex.org/W6604367458","https://openalex.org/W6605830617"],"related_works":["https://openalex.org/W4231356583","https://openalex.org/W1593760324","https://openalex.org/W2899905671","https://openalex.org/W2376159383","https://openalex.org/W2351439380","https://openalex.org/W2365228680","https://openalex.org/W2131622620","https://openalex.org/W2362327801","https://openalex.org/W2369076380","https://openalex.org/W2481511084"],"abstract_inverted_index":{"As":[0],"System-On-Chips":[1],"(SoCs)":[2],"Are":[3],"increasing":[4],"in":[5,44,77,111],"size":[6],"and":[7,11,16,32,68,81,98],"complexity,":[8],"their":[9],"validation":[10],"verification":[12],"have":[13,69,91],"become":[14],"important":[15],"more":[17],"difficult":[18],"to":[19],"achieve.":[20],"Currently,":[21],"the":[22,53,62,65,105],"most":[23,106],"widely":[24,107],"used":[25,108],"SoC":[26,66,112],"design":[27,60,67],"is":[28,51],"typically":[29],"bus":[30],"based":[31],"consists":[33],"of":[34,46,64,79],"shared":[35],"communication":[36,54,85],"resources":[37],"managed":[38],"by":[39],"dedicated":[40],"arbiters":[41,59],"that":[42],"are":[43,61,102],"charge":[45],"serializing":[47],"access":[48],"requests.":[49],"That":[50],"why":[52],"architecture":[55],"as":[56,58,95,104],"well":[57],"backbone":[63],"a":[70],"large":[71],"effect":[72],"on":[73],"its":[74],"quality":[75],"both":[76],"terms":[78],"performance":[80],"reliability.":[82],"Assuming":[83],"bus-based":[84],"architecture,":[86],"several":[87],"well-known":[88],"arbitration":[89],"policies":[90,110],"been":[92],"proposed,":[93],"such":[94],"TDMA":[96],"[1]":[97],"round-robin":[99],"[2]":[100],"which":[101],"considered":[103],"scheduling":[109],"design.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}