{"id":"https://openalex.org/W2590124993","doi":"https://doi.org/10.1109/mdat.2017.2651065","title":"Guest Editors\u2019 Introduction: Computing in the Dark Silicon Era","display_name":"Guest Editors\u2019 Introduction: Computing in the Dark Silicon Era","publication_year":2017,"publication_date":"2017-02-23","ids":{"openalex":"https://openalex.org/W2590124993","doi":"https://doi.org/10.1109/mdat.2017.2651065","mag":"2590124993"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2017.2651065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2017.2651065","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005190949","display_name":"Muhammad Shafique","orcid":"https://orcid.org/0000-0002-2607-8135"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Muhammad Shafique","raw_affiliation_strings":["Institute of Computer Engineering, Vienna University of Technology (TU Wien), Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Vienna University of Technology (TU Wien), Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010950688","display_name":"Siddharth Garg","orcid":"https://orcid.org/0000-0002-6158-9512"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siddharth Garg","raw_affiliation_strings":["New York University"],"affiliations":[{"raw_affiliation_string":"New York University","institution_ids":["https://openalex.org/I57206974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016704219","display_name":"Vikas Chandra","orcid":"https://orcid.org/0009-0005-4996-8455"},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vikas Chandra","raw_affiliation_strings":["ARM"],"affiliations":[{"raw_affiliation_string":"ARM","institution_ids":["https://openalex.org/I4210156213"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5005190949"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01131458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":"2","first_page":"5","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5502845048904419},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5432307720184326},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5345057249069214},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5171353220939636},{"id":"https://openalex.org/keywords/provisioning","display_name":"Provisioning","score":0.5115862488746643},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4805179536342621},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.474776953458786},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.46912074089050293},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.43670016527175903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3276911973953247},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3228267729282379},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2523359954357147},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1866019070148468},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1841295063495636},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1258496642112732}],"concepts":[{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5502845048904419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5432307720184326},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5345057249069214},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5171353220939636},{"id":"https://openalex.org/C172191483","wikidata":"https://www.wikidata.org/wiki/Q1071806","display_name":"Provisioning","level":2,"score":0.5115862488746643},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4805179536342621},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.474776953458786},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.46912074089050293},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.43670016527175903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3276911973953247},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3228267729282379},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2523359954357147},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1866019070148468},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1841295063495636},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1258496642112732},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2017.2651065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2017.2651065","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2017432143","https://openalex.org/W1973694374","https://openalex.org/W2983574358","https://openalex.org/W2370475531","https://openalex.org/W4385924768","https://openalex.org/W4256551238","https://openalex.org/W1967088250","https://openalex.org/W2610550183","https://openalex.org/W3014521742","https://openalex.org/W2258161702"],"abstract_inverted_index":{"In":[0],"the":[1,11,14,38,49,59,84,119,135],"Post-dennard\u2019s":[2],"scaling":[3],"era":[4],"of":[5,13,20,29,69,75,111,137,144],"nanoscale":[6],"CMOS":[7],"devices,":[8],"due":[9],"to":[10,26,132,153],"slowdown":[12],"supply":[15],"voltage":[16],"scaling,":[17],"high":[18],"integration":[19],"transistors":[21],"per":[22],"unit":[23],"area":[24],"leads":[25],"escalated":[27],"trends":[28],"(local)":[30],"power":[31,51,54,93,164],"density":[32],"and":[33,45,52,72,96,122,148,160,165],"thermal":[34,91,166],"profiles.":[35],"Coupled":[36],"with":[37],"physical":[39],"limits":[40],"imposed":[41],"by":[42],"device":[43],"packaging":[44],"cooling":[46],"technology":[47],"on":[48,118],"peak":[50,53,85,163],"density,":[55],"this":[56],"results":[57],"in":[58,106,142],"so-called":[60],"\u201cdark":[61],"silicon":[62,113],"problem.\u201d":[63],"That":[64],"is,":[65],"a":[66,89],"significant":[67],"amount":[68],"computation,":[70],"communication,":[71],"memory":[73],"resources":[74],"an":[76],"on-chip":[77],"system":[78],"cannot":[79],"simultaneously":[80],"be":[81],"powered-on":[82],"(at":[83],"performance":[86,159],"level)":[87],"for":[88,129],"given":[90],"design":[92,127,145],"(TDP)":[94],"constraint":[95],"thus":[97],"must":[98],"stay":[99],"\u201cdark\u201d":[100],"(i.e.,":[101,105],"power-gated)":[102],"or":[103],"\u201cdim\u201d":[104],"low-power":[107],"states).":[108],"The":[109],"emergence":[110],"dark":[112],"introduces":[114],"several":[115],"new":[116],"challenges":[117],"design,":[120],"architecture,":[121],"test":[123],"communities":[124],"concerning":[125],"various":[126],"abstractions,":[128],"instance,":[130],"how":[131],"best":[133],"utilize":[134],"abundance":[136],"(potentially":[138],"dark)":[139],"transistors,":[140],"both":[141],"terms":[143],"time":[146],"provisioning":[147],"runtime":[149],"management,":[150],"so":[151],"as":[152,158],"improve":[154],"quality":[155],"metrics":[156],"(such":[157],"reliability)":[161],"within":[162],"constraints.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}