{"id":"https://openalex.org/W2340714136","doi":"https://doi.org/10.1109/mdat.2016.2555916","title":"Design of Mixed-Signal Systems With Asynchronous Control","display_name":"Design of Mixed-Signal Systems With Asynchronous Control","publication_year":2016,"publication_date":"2016-04-21","ids":{"openalex":"https://openalex.org/W2340714136","doi":"https://doi.org/10.1109/mdat.2016.2555916","mag":"2340714136"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2016.2555916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2016.2555916","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066547919","display_name":"Vladimir Dubikhin","orcid":"https://orcid.org/0000-0003-3843-3541"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Vladimir Dubikhin","raw_affiliation_strings":["Newcastle University, Newcastle upon Tyne, UK"],"affiliations":[{"raw_affiliation_string":"Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015272875","display_name":"Danil Sokolov","orcid":"https://orcid.org/0000-0002-4030-0089"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Danil Sokolov","raw_affiliation_strings":["Newcastle University, Newcastle upon Tyne, UK"],"affiliations":[{"raw_affiliation_string":"Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029446985","display_name":"Alex Yakovlev","orcid":"https://orcid.org/0000-0003-0826-9330"},"institutions":[{"id":"https://openalex.org/I84884186","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70","country_code":"GB","type":"education","lineage":["https://openalex.org/I84884186"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alex Yakovlev","raw_affiliation_strings":["Newcastle University, Newcastle upon Tyne, UK"],"affiliations":[{"raw_affiliation_string":"Newcastle University, Newcastle upon Tyne, UK","institution_ids":["https://openalex.org/I84884186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111386695","display_name":"Chris J. Myers","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris J. Myers","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066547919"],"corresponding_institution_ids":["https://openalex.org/I84884186"],"apc_list":null,"apc_paid":null,"fwci":0.6307,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65450442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"33","issue":"5","first_page":"44","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5823186635971069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5153335928916931},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5033230185508728},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48424383997917175},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.47763457894325256},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.4277648329734802},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1891886293888092},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12386059761047363},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07568848133087158},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07500213384628296}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5823186635971069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5153335928916931},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5033230185508728},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48424383997917175},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.47763457894325256},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.4277648329734802},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1891886293888092},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12386059761047363},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07568848133087158},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07500213384628296},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mdat.2016.2555916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2016.2555916","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},{"id":"pmh:oai:eprint.ncl.ac.uk:228422","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306402485","display_name":"Newcastle University ePrints (Newcastle Univesity)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I84884186","host_organization_name":"Newcastle University","host_organization_lineage":["https://openalex.org/I84884186"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7400000095367432,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6143952702","display_name":null,"funder_award_id":"EP/L025507/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320295","display_name":"Newcastle University","ror":"https://ror.org/01kj2bm70"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W144037624","https://openalex.org/W1490658580","https://openalex.org/W1504065953","https://openalex.org/W1565620212","https://openalex.org/W1994364444","https://openalex.org/W2081228985","https://openalex.org/W2116358561","https://openalex.org/W2120352490","https://openalex.org/W2130434989","https://openalex.org/W2316302866","https://openalex.org/W4230145224"],"related_works":["https://openalex.org/W2279224052","https://openalex.org/W4312516786","https://openalex.org/W1522087158","https://openalex.org/W2129978639","https://openalex.org/W2362759320","https://openalex.org/W2545105736","https://openalex.org/W1647623034","https://openalex.org/W304800142","https://openalex.org/W2770353918","https://openalex.org/W2388325543"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,68,82],"novel":[4],"workflow":[5,51],"for":[6,57],"the":[7,79],"design":[8,60],"of":[9,64,73,81],"mixed-signal":[10],"systems":[11,66],"with":[12],"asynchronous":[13,58],"control.":[14],"Current":[15],"methods":[16],"rely":[17],"on":[18],"synchronous":[19],"control":[20],"logic":[21],"and":[22,31,46,61],"full-system":[23],"simulation,":[24],"which":[25],"might":[26],"lead":[27],"to":[28,36,53],"suboptimal":[29],"results":[30],"even":[32],"project":[33],"respins":[34],"due":[35],"critical":[37],"errors.":[38],"Asynchronous":[39],"circuits":[40],"can":[41],"provide":[42],"greater":[43],"robustness,":[44],"reactivity,":[45],"power":[47],"efficiency.":[48],"The":[49,71],"proposed":[50],"aims":[52],"combine":[54],"state-of-the-art":[55],"tools":[56],"circuit":[59],"formal":[62],"verification":[63],"analog":[65],"in":[67],"unified":[69],"environment.":[70],"effectiveness":[72],"this":[74],"methodology":[75],"is":[76],"demonstrated":[77],"by":[78],"analysis":[80],"buck":[83],"converter.":[84]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}