{"id":"https://openalex.org/W2288624009","doi":"https://doi.org/10.1109/mdat.2015.2455347","title":"Configurable Cubical Redundancy Schemes for Channel-Based 3-D DRAM Yield Improvement","display_name":"Configurable Cubical Redundancy Schemes for Channel-Based 3-D DRAM Yield Improvement","publication_year":2015,"publication_date":"2015-07-10","ids":{"openalex":"https://openalex.org/W2288624009","doi":"https://doi.org/10.1109/mdat.2015.2455347","mag":"2288624009"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2015.2455347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2015.2455347","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design &amp; Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001799301","display_name":"Bing-Yang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Bing-Yang Lin","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081155827","display_name":"Wan-Ting Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wan-Ting Chiang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049439798","display_name":"Mincent Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mincent Lee","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100984677","display_name":"Hung-Chih Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Chih Lin","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113691309","display_name":"Ching-Nen Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Nen Peng","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086368713","display_name":"Min-Jer Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Jer Wang","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5001799301"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6084263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":"2","first_page":"30","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8933348655700684},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8855620622634888},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.6650724411010742},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6528984904289246},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4863034188747406},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.47507232427597046},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4620368480682373},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.45148828625679016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44615206122398376},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37651923298835754},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32162290811538696},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2289663553237915},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18012171983718872},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1351352035999298},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10957315564155579}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8933348655700684},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8855620622634888},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.6650724411010742},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6528984904289246},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4863034188747406},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.47507232427597046},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4620368480682373},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.45148828625679016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44615206122398376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37651923298835754},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32162290811538696},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2289663553237915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18012171983718872},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1351352035999298},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10957315564155579},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2015.2455347","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2015.2455347","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design &amp; Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2006740779","https://openalex.org/W2039742886","https://openalex.org/W2086805781","https://openalex.org/W2103733668","https://openalex.org/W2113849526","https://openalex.org/W2124479423","https://openalex.org/W2129780639","https://openalex.org/W2136759973","https://openalex.org/W2142661102","https://openalex.org/W2161372970","https://openalex.org/W6683568853"],"related_works":["https://openalex.org/W2344117897","https://openalex.org/W2127001124","https://openalex.org/W2518930778","https://openalex.org/W2979599569","https://openalex.org/W3007039213","https://openalex.org/W3094611732","https://openalex.org/W2944414554","https://openalex.org/W2559795407","https://openalex.org/W1902394829","https://openalex.org/W2269247540"],"abstract_inverted_index":{"Three-dimensional":[0],"stacked":[1,31],"memory":[2,6,21,36,61],"stacking":[3],"logic":[4],"and":[5,39],"dies":[7,38],"are":[8],"one":[9],"of":[10,28],"the":[11,26,44],"most":[12],"promising":[13],"3-D":[14,30],"integration":[15],"applications.":[16],"This":[17],"paper":[18],"proposes":[19],"two":[20],"redundancy":[22,62],"schemes":[23,49],"to":[24],"improve":[25],"yield":[27,53],"channel-based":[29],"DRAM":[32],"by":[33],"sharing":[34],"spare":[35],"across":[37],"satisfying":[40],"channel":[41],"constraints":[42],"at":[43],"same":[45],"time.":[46],"The":[47],"proposed":[48],"achieve":[50],"much":[51],"higher":[52],"with":[54],"very":[55],"small":[56],"area":[57],"overhead":[58],"than":[59],"other":[60],"schemes.":[63]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
