{"id":"https://openalex.org/W2245396909","doi":"https://doi.org/10.1109/mdat.2015.2445053","title":"Architecture of a Reusable BIST Engine for Detection and Autocorrection of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14-nm SoC","display_name":"Architecture of a Reusable BIST Engine for Detection and Autocorrection of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14-nm SoC","publication_year":2015,"publication_date":"2015-06-15","ids":{"openalex":"https://openalex.org/W2245396909","doi":"https://doi.org/10.1109/mdat.2015.2445053","mag":"2245396909"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2015.2445053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2015.2445053","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070135749","display_name":"Bruce Querbach","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Querbach","raw_affiliation_strings":["Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038426107","display_name":"Rahul Khanna","orcid":"https://orcid.org/0000-0001-8101-4655"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rahul Khanna","raw_affiliation_strings":["Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070779291","display_name":"Sudeep Puligundla","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Puligundla","raw_affiliation_strings":["Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086873963","display_name":"David Blankenbeckler","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Blankenbeckler","raw_affiliation_strings":["Intel Corp., Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063749282","display_name":"Joseph Crop","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]},{"id":"https://openalex.org/I4210152613","display_name":"Maxim Integrated (United States)","ror":"https://ror.org/056c8b450","country_code":"US","type":"company","lineage":["https://openalex.org/I4210152613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Crop","raw_affiliation_strings":["Maxim Integrated, Hillsboro, OR, USA","Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Maxim Integrated, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210152613"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112245798","display_name":"Patrick Yin Chiang","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]},{"id":"https://openalex.org/I4210152613","display_name":"Maxim Integrated (United States)","ror":"https://ror.org/056c8b450","country_code":"US","type":"company","lineage":["https://openalex.org/I4210152613"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Yin Chiang","raw_affiliation_strings":["Oregon State Univ., Corvallis, OR, USA","Maxim Integrated, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Oregon State Univ., Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]},{"raw_affiliation_string":"Maxim Integrated, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210152613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9883,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.7746114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"33","issue":"1","first_page":"59","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8857056498527527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7387256026268005},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6095536947250366},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5805464386940002},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46055352687835693},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4116694927215576},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3973298966884613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3329366445541382}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8857056498527527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7387256026268005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6095536947250366},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5805464386940002},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46055352687835693},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4116694927215576},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3973298966884613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3329366445541382},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2015.2445053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2015.2445053","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1563129028","https://openalex.org/W1964914804","https://openalex.org/W1968974148","https://openalex.org/W2047847270","https://openalex.org/W2058546038","https://openalex.org/W2106262794","https://openalex.org/W2114424039","https://openalex.org/W2121842885","https://openalex.org/W2160275570","https://openalex.org/W2164247919","https://openalex.org/W6633694044","https://openalex.org/W6678258098"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W2294325978","https://openalex.org/W2038503502"],"abstract_inverted_index":{"This":[0,53],"paper":[1],"presents":[2],"the":[3,30,71],"hardware":[4],"and":[5,46,59,68],"software":[6],"architecture":[7],"of":[8,23,32,48],"a":[9],"reusable":[10],"BIST":[11],"engine":[12,34],"for":[13,61],"3D":[14],"stacked":[15],"14-nm":[16],"SoC,":[17],"which":[18],"also":[19],"includes":[20],"software-assisted":[21],"autorepair":[22],"memory":[24,49],"defects.":[25],"Silicon":[26],"results":[27],"presented":[28],"demonstrate":[29],"features":[31],"such":[33,35],"as":[36],"easy":[37],"silicon":[38],"debug,":[39],"validation":[40],"time":[41],"reduction":[42],"by":[43],"3x,":[44],"detection":[45],"repair":[47],"cell":[50],"defects,":[51],"etc.":[52],"solution":[54],"has":[55],"been":[56],"successfully":[57,65],"designed":[58],"used":[60],"seven":[62],"Intel":[63],"SoCs":[64],"debugged,":[66],"tested,":[67],"launched":[69],"into":[70],"market":[72],"place.":[73]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}