{"id":"https://openalex.org/W2009534499","doi":"https://doi.org/10.1109/mdat.2014.2370851","title":"Guest Editors' Introduction: Speeding Up Analog Integration and Test for Mixed-Signal SoCs","display_name":"Guest Editors' Introduction: Speeding Up Analog Integration and Test for Mixed-Signal SoCs","publication_year":2015,"publication_date":"2015-01-14","ids":{"openalex":"https://openalex.org/W2009534499","doi":"https://doi.org/10.1109/mdat.2014.2370851","mag":"2009534499"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2014.2370851","is_oa":true,"landing_page_url":"https://doi.org/10.1109/mdat.2014.2370851","pdf_url":"https://ieeexplore.ieee.org/ielx7/6221038/7010066/07010094.pdf","source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"editorial","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/6221038/7010066/07010094.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028519358","display_name":"Rubin Parekhji","orcid":"https://orcid.org/0009-0000-6625-2786"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rubin Parekhji","raw_affiliation_strings":["Texas Instruments","Texas Instrum., Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instrum., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110130179","display_name":"Kenneth M. Butler","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth Butler","raw_affiliation_strings":["Texas Instruments"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon Roberts","raw_affiliation_strings":["McGill University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"32","issue":"1","first_page":"6","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7895495295524597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6159287691116333},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.6134853363037109},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5918978452682495},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4721798002719879},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46887898445129395},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.459789514541626},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.456985741853714},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.4105381965637207},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.39136847853660583},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36578428745269775},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36526012420654297},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2710022032260895},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.227169007062912},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16418102383613586},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12127435207366943},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11440831422805786},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08578824996948242}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7895495295524597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6159287691116333},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.6134853363037109},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5918978452682495},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4721798002719879},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46887898445129395},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.459789514541626},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.456985741853714},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.4105381965637207},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.39136847853660583},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36578428745269775},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36526012420654297},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2710022032260895},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.227169007062912},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16418102383613586},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12127435207366943},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11440831422805786},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08578824996948242},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2014.2370851","is_oa":true,"landing_page_url":"https://doi.org/10.1109/mdat.2014.2370851","pdf_url":"https://ieeexplore.ieee.org/ielx7/6221038/7010066/07010094.pdf","source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/mdat.2014.2370851","is_oa":true,"landing_page_url":"https://doi.org/10.1109/mdat.2014.2370851","pdf_url":"https://ieeexplore.ieee.org/ielx7/6221038/7010066/07010094.pdf","source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2009534499.pdf","grobid_xml":"https://content.openalex.org/works/W2009534499.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1630910375","https://openalex.org/W2031235560","https://openalex.org/W2161335888","https://openalex.org/W2113725540","https://openalex.org/W4308651027","https://openalex.org/W1950483953","https://openalex.org/W2114773158","https://openalex.org/W2548106609","https://openalex.org/W1852277090","https://openalex.org/W4242619554"],"abstract_inverted_index":{"The":[0,18],"seven":[1],"articles":[2],"in":[3],"this":[4],"special":[5],"section":[6],"initiatives":[7],"to":[8,52,57,67],"standardize":[9],"methods,":[10],"measurements,":[11],"and":[12,41,45,59,65,69],"tools":[13],"that":[14],"support":[15],"mixed-signal":[16],"design.":[17],"papers":[19],"are":[20],"organized":[21],"along":[22],"the":[23,26,76],"lines":[24],"of":[25,33],"overall":[27],"design-to-test":[28],"flow,":[29],"covering":[30],"verification,":[31,55],"selection":[32],"test":[34,43,63],"content,":[35],"defect":[36],"level":[37],"estimation,":[38],"silicon":[39],"validation,":[40],"data-driven":[42],"optimization":[44],"yield":[46],"recovery.":[47],"Presents":[48],"examples":[49],"on":[50],"how":[51,56,66],"perform":[53],"comprehensive":[54],"measure":[58],"ensure":[60],"adequate":[61],"analog":[62],"coverage,":[64],"create":[68],"track":[70],"a":[71],"specification":[72],"compliance":[73],"matrix":[74],"across":[75],"entire":[77],"design-to-manufacturing":[78],"flow.":[79]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}