{"id":"https://openalex.org/W2146843106","doi":"https://doi.org/10.1109/mdat.2014.2335152","title":"PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning","display_name":"PLL-Assisted Timing Circuit for Accurate TSV Leakage Binning","publication_year":2014,"publication_date":"2014-07-02","ids":{"openalex":"https://openalex.org/W2146843106","doi":"https://doi.org/10.1109/mdat.2014.2335152","mag":"2146843106"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2014.2335152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2014.2335152","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["National Tsing Hua University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009579444","display_name":"Li-Ren Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210129806","display_name":"Realtek (China)","ror":"https://ror.org/03sjwka68","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210129806"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li-Ren Huang","raw_affiliation_strings":["RealTek Semiconductor Corp"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RealTek Semiconductor Corp","institution_ids":["https://openalex.org/I4210129806"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6216,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74438867,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":"4","first_page":"36","last_page":"42"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8336290121078491},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6738444566726685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6214184165000916},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.60779869556427},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5829490423202515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5331180691719055},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5147176384925842},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3361641764640808},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26171088218688965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22184500098228455},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09345829486846924}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8336290121078491},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6738444566726685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6214184165000916},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.60779869556427},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5829490423202515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5331180691719055},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5147176384925842},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3361641764640808},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26171088218688965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22184500098228455},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09345829486846924},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2014.2335152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2014.2335152","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1965451131","https://openalex.org/W1965459844","https://openalex.org/W1973351418","https://openalex.org/W2002967711","https://openalex.org/W2013679798","https://openalex.org/W2078267331","https://openalex.org/W2102304175","https://openalex.org/W2132155220","https://openalex.org/W2143502515","https://openalex.org/W2158323053","https://openalex.org/W2160994299"],"related_works":["https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2065391525","https://openalex.org/W4318711045","https://openalex.org/W2151251192","https://openalex.org/W1993045784","https://openalex.org/W2249033211","https://openalex.org/W2098218272"],"abstract_inverted_index":{"A":[0],"cell-based":[1],"phase-locked":[2],"loop":[3],"(PLL)":[4],"can":[5,97],"be":[6],"realized":[7],"automatically":[8],"by":[9],"a":[10,58,61,99],"compiler":[11],"to":[12,15,27,74,78,88],"support":[13],"up":[14,73],"1-GHz":[16],"on-chip":[17],"clock":[18],"signal":[19],"generation.":[20],"This":[21],"latest":[22],"design":[23],"technology":[24],"is":[25,47,86],"poised":[26],"have":[28,72],"an":[29],"impact":[30],"on":[31],"the":[32,50,55,81],"future":[33],"VLSI":[34],"test":[35],"technology,":[36],"e.g.,":[37],"as":[38],"we":[39],"will":[40],"demonstrate":[41],"in":[42,49,60],"this":[43],"paper":[44],"that":[45,70],"it":[46],"useful":[48],"timing":[51,84],"circuit":[52,69,85],"for":[53],"binning":[54,68],"leakage":[56,67],"of":[57],"TSV":[59],"3-D":[62],"IC.":[63],"Unlike":[64],"previous":[65],"delay-line-based":[66],"could":[71],"24%":[75],"error":[76],"due":[77],"process":[79],"variation,":[80],"proposed":[82],"PLL-assisted":[83],"immune":[87],"process,":[89],"voltage,":[90],"and":[91,95],"temperature":[92],"(PVT)":[93],"variation":[94],"thus":[96],"achieve":[98],"much":[100],"higher":[101],"accuracy.":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}