{"id":"https://openalex.org/W1980030688","doi":"https://doi.org/10.1109/mdat.2014.2304437","title":"On Improving Interconnect Defect Diagnosis Resolution and Yield for Interposer-Based 3-D ICs","display_name":"On Improving Interconnect Defect Diagnosis Resolution and Yield for Interposer-Based 3-D ICs","publication_year":2014,"publication_date":"2014-02-04","ids":{"openalex":"https://openalex.org/W1980030688","doi":"https://doi.org/10.1109/mdat.2014.2304437","mag":"1980030688"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2014.2304437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2014.2304437","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069779985","display_name":"Chun\u2010Chuan Chi","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chun-Chuan Chi","raw_affiliation_strings":["National Tsing Hua University"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001799301","display_name":"Bing-Yang Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bing-Yang Lin","raw_affiliation_strings":["National Tsing Hua University"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["National Tsing Hua University","National Tsing Hua University, , Hsinchu, Taiw\u00e1n"],"affiliations":[{"raw_affiliation_string":"National Tsing Hua University","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"National Tsing Hua University, , Hsinchu, Taiw\u00e1n","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086368713","display_name":"Min-Jer Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Min-Jer Wang","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company (TSMC)","Taiwan Semicond. Manuf. Co. (TSMC), Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC)","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"Taiwan Semicond. Manuf. Co. (TSMC), Taiwan","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103174920","display_name":"Hung\u2010Chih Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Hung-Chih Lin","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company (TSMC)","Taiwan Semicond. Manuf. Co. (TSMC), Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC)","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"Taiwan Semicond. Manuf. Co. (TSMC), Taiwan","institution_ids":["https://openalex.org/I1334877674"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113536354","display_name":"Ching-Neng Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Ching-Neng Peng","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company (TSMC)","Taiwan Semicond. Manuf. Co. (TSMC), Taiwan"],"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company (TSMC)","institution_ids":["https://openalex.org/I4210120917"]},{"raw_affiliation_string":"Taiwan Semicond. Manuf. Co. (TSMC), Taiwan","institution_ids":["https://openalex.org/I1334877674"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5069779985"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":1.0467,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.79279803,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"31","issue":"4","first_page":"16","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.9247255325317383},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8156603574752808},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5742886662483215},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5327872037887573},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.507443368434906},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4826669991016388},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4801694452762604},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4719278812408447},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.46383675932884216},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.4506244957447052},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.41105222702026367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3873155117034912},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35710322856903076},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32720625400543213},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.2898353338241577},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.28398770093917847},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2576308250427246},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.23355010151863098},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.12102237343788147},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.12061300873756409},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.10276469588279724},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0748605728149414}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.9247255325317383},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8156603574752808},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5742886662483215},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5327872037887573},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.507443368434906},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4826669991016388},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4801694452762604},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4719278812408447},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.46383675932884216},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.4506244957447052},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.41105222702026367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3873155117034912},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35710322856903076},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32720625400543213},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.2898353338241577},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.28398770093917847},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2576308250427246},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.23355010151863098},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.12102237343788147},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.12061300873756409},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.10276469588279724},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0748605728149414},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2014.2304437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2014.2304437","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W128123307","https://openalex.org/W1991668810","https://openalex.org/W2051668240","https://openalex.org/W2075111830","https://openalex.org/W2107304970","https://openalex.org/W2118898957","https://openalex.org/W2137893918","https://openalex.org/W2144149750","https://openalex.org/W2154133941","https://openalex.org/W4285719527","https://openalex.org/W6605234255"],"related_works":["https://openalex.org/W1990828594","https://openalex.org/W2011182927","https://openalex.org/W2310189477","https://openalex.org/W2333804548","https://openalex.org/W2543304869","https://openalex.org/W2136838099","https://openalex.org/W2019002696","https://openalex.org/W2896557720","https://openalex.org/W2110024109","https://openalex.org/W2047315796"],"abstract_inverted_index":{"This":[0],"article":[1],"discusses":[2],"a":[3,48],"design-for-test":[4],"(DFT)":[5],"architecture":[6],"for":[7],"detecting":[8],"and":[9,22],"repairing":[10],"faulty":[11],"interconnects":[12,38],"in":[13],"3-D":[14],"IC":[15],"circuits":[16,29],"utilizing":[17],"through":[18],"silicon":[19],"via":[20],"(TSV)":[21],"interposer":[23],"technology.":[24],"The":[25,44],"yield":[26],"of":[27,56],"such":[28,57],"depends":[30],"highly":[31],"on":[32],"the":[33,41],"ability":[34],"to":[35,52],"have":[36],"functioning":[37],"which":[39],"connect":[40],"various":[42],"dies.":[43],"authors":[45],"also":[46],"propose":[47],"built-in-self-test":[49],"(BIST)":[50],"framework":[51],"enable":[53],"at-speed":[54],"testing":[55],"interconnects.":[58]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}