{"id":"https://openalex.org/W2043758669","doi":"https://doi.org/10.1109/mdat.2013.2278531","title":"FPGA-Based Embedded Tester with a P1687 Command, Control, and Observe-System","display_name":"FPGA-Based Embedded Tester with a P1687 Command, Control, and Observe-System","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2043758669","doi":"https://doi.org/10.1109/mdat.2013.2278531","mag":"2043758669"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2013.2278531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2013.2278531","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071000119","display_name":"Alfred L. Crouch","orcid":"https://orcid.org/0000-0001-5846-2417"},"institutions":[{"id":"https://openalex.org/I5332623","display_name":"ManTech International (United States)","ror":"https://ror.org/01x653j15","country_code":"US","type":"company","lineage":["https://openalex.org/I5332623"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alfred L. Crouch","raw_affiliation_strings":["Embedded Instruments and IJTAG Technology, ASSET InterTech, Austin, TX, USA","ASSET InterTech, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Instruments and IJTAG Technology, ASSET InterTech, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"ASSET InterTech, Austin, TX, USA","institution_ids":["https://openalex.org/I5332623"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103450811","display_name":"John C. Potter","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"John C. Potter","raw_affiliation_strings":["Embedded Instruments and IJTAG Technology, ASSET InterTech, Austin, TX, USA","ASSET InterTech, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Instruments and IJTAG Technology, ASSET InterTech, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"ASSET InterTech, Austin","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034246576","display_name":"A. Khoche","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ajay Khoche","raw_affiliation_strings":["Khoche Consulting Services","Khoche Consulting Services , San Jose"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Khoche Consulting Services","institution_ids":[]},{"raw_affiliation_string":"Khoche Consulting Services , San Jose","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044465911","display_name":"Jennifer Dworak","orcid":null},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Dworak","raw_affiliation_strings":["SMU","Dept. of CSE, SMU, Dallas"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SMU","institution_ids":[]},{"raw_affiliation_string":"Dept. of CSE, SMU, Dallas","institution_ids":["https://openalex.org/I178169726"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2458,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79996458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"30","issue":"5","first_page":"6","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9639000296592712,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8446077108383179},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6955479383468628},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5689606070518494},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.5584902167320251},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5159193277359009},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4694993495941162},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.43676748871803284},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4225674867630005},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06074005365371704},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.055858999490737915}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8446077108383179},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6955479383468628},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5689606070518494},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.5584902167320251},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5159193277359009},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4694993495941162},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.43676748871803284},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4225674867630005},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06074005365371704},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.055858999490737915},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2013.2278531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2013.2278531","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2037933143","https://openalex.org/W2063755166","https://openalex.org/W2066157331","https://openalex.org/W2107522943","https://openalex.org/W2141753131","https://openalex.org/W2151335319","https://openalex.org/W2165037254","https://openalex.org/W4235244711"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W2082487009"],"abstract_inverted_index":{"This":[0],"article":[1],"discusses":[2],"the":[3,24],"embedding":[4],"of":[5,23],"a":[6],"tester":[7],"on":[8],"an":[9],"FPGA,":[10],"which":[11],"uses":[12],"IJTAG":[13],"to":[14,20],"enable":[15],"flexible":[16],"and":[17],"dynamic":[18],"access":[19],"test":[21],"configurations":[22],"on-chip":[25],"instruments.":[26]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}