{"id":"https://openalex.org/W1969192714","doi":"https://doi.org/10.1109/mdat.2013.2271420","title":"Automated Design Error Localization in RTL Designs","display_name":"Automated Design Error Localization in RTL Designs","publication_year":2013,"publication_date":"2013-06-28","ids":{"openalex":"https://openalex.org/W1969192714","doi":"https://doi.org/10.1109/mdat.2013.2271420","mag":"1969192714"},"language":"en","primary_location":{"id":"doi:10.1109/mdat.2013.2271420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2013.2271420","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":true,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024559879","display_name":"Anton T\u0161epurov","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Anton Tsepurov","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046515947","display_name":"Valentin Tihhomirov","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Valentin Tihhomirov","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015771543","display_name":"Hanno Hantson","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Hanno Hantson","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn University of Technology, Tallinn, Harjumaa, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Tallinn Univ. of Technol., Tallinn, Estonia#TAB#","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075807972","display_name":"Gunter Bartsch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gunter Bartsch","raw_affiliation_strings":["zamiaCAD"],"affiliations":[{"raw_affiliation_string":"zamiaCAD","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041991914","display_name":"JorgeHernan Meza Escobar","orcid":null},"institutions":[{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"JorgeHernan Meza Escobar","raw_affiliation_strings":["Ilmenau University of Technology","[Ilmenau University of Technology]"],"affiliations":[{"raw_affiliation_string":"Ilmenau University of Technology","institution_ids":["https://openalex.org/I119449181"]},{"raw_affiliation_string":"[Ilmenau University of Technology]","institution_ids":["https://openalex.org/I119449181"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005785921","display_name":"Heinz\u2010Dietrich Wuttke","orcid":"https://orcid.org/0000-0001-8030-647X"},"institutions":[{"id":"https://openalex.org/I119449181","display_name":"Technische Universit\u00e4t Ilmenau","ror":"https://ror.org/01weqhp73","country_code":"DE","type":"education","lineage":["https://openalex.org/I119449181"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Heinz-Dietrich Wuttke","raw_affiliation_strings":["Ilmenau University of Technology","[Ilmenau University of Technology]"],"affiliations":[{"raw_affiliation_string":"Ilmenau University of Technology","institution_ids":["https://openalex.org/I119449181"]},{"raw_affiliation_string":"[Ilmenau University of Technology]","institution_ids":["https://openalex.org/I119449181"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5059391257"],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":0.9456,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74180877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"31","issue":"1","first_page":"83","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7226290702819824},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6759390830993652},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6085245609283447},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.49804115295410156},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.45238518714904785},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.42564278841018677},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4178121089935303},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4056894779205322},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39303484559059143},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3875977396965027},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3789936304092407},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3768589496612549},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35288748145103455},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25630903244018555},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20725199580192566},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2071201205253601},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10721465945243835},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10455909371376038}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7226290702819824},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6759390830993652},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6085245609283447},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.49804115295410156},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.45238518714904785},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.42564278841018677},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4178121089935303},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4056894779205322},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39303484559059143},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3875977396965027},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3789936304092407},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3768589496612549},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35288748145103455},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25630903244018555},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20725199580192566},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2071201205253601},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10721465945243835},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10455909371376038},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mdat.2013.2271420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mdat.2013.2271420","pdf_url":null,"source":{"id":"https://openalex.org/S4210176427","display_name":"IEEE Design and Test","issn_l":"2168-2356","issn":["2168-2356","2168-2364"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320311526","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1495760906","https://openalex.org/W2016977576","https://openalex.org/W2058547057","https://openalex.org/W2101819268","https://openalex.org/W2117368540","https://openalex.org/W2125808184","https://openalex.org/W2137012271","https://openalex.org/W2139531926","https://openalex.org/W2144606498","https://openalex.org/W2147386446","https://openalex.org/W4238354585","https://openalex.org/W6677934362","https://openalex.org/W6680320560"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W4205300843","https://openalex.org/W2929969821","https://openalex.org/W3155012083","https://openalex.org/W2354470518","https://openalex.org/W3120172095","https://openalex.org/W2357142578","https://openalex.org/W3097333598","https://openalex.org/W2120231722"],"abstract_inverted_index":{"This":[0],"paper":[1],"considers":[2],"the":[3,33],"case":[4],"where":[5],"a":[6,10],"design":[7,25],"described":[8],"in":[9],"Hardware":[11],"Description":[12],"Language":[13],"(HDL)":[14],"has":[15],"been":[16],"identified":[17],"as":[18],"erroneous":[19],"during":[20],"functional":[21],"verification":[22,46],"and,":[23],"thus,":[24],"error":[26],"localization":[27],"is":[28],"required.":[29],"However,":[30],"due":[31],"to":[32],"enormous":[34],"complexity":[35],"of":[36],"modern":[37],"Register-Transfer":[38],"Level":[39],"(RTL)":[40],"designs,":[41],"several":[42],"bugs":[43],"may":[44],"escape":[45],"and":[47],"are":[48],"consequently":[49],"handled":[50],"by":[51],"post-silicon":[52],"validation.":[53]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}