{"id":"https://openalex.org/W3036885224","doi":"https://doi.org/10.1109/mcse.2020.2996072","title":"High-Level Synthesis-Based Approach for Accelerating Scientific Codes on FPGAs","display_name":"High-Level Synthesis-Based Approach for Accelerating Scientific Codes on FPGAs","publication_year":2020,"publication_date":"2020-06-19","ids":{"openalex":"https://openalex.org/W3036885224","doi":"https://doi.org/10.1109/mcse.2020.2996072","mag":"3036885224"},"language":"en","primary_location":{"id":"doi:10.1109/mcse.2020.2996072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mcse.2020.2996072","pdf_url":null,"source":{"id":"https://openalex.org/S107923245","display_name":"Computing in Science & Engineering","issn_l":"1521-9615","issn":["1521-9615","1558-366X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320061","host_organization_name":"AIP Publishing","host_organization_lineage":["https://openalex.org/P4310320061","https://openalex.org/P4310320257"],"host_organization_lineage_names":["AIP Publishing","American Institute of Physics"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computing in Science & Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044950819","display_name":"Ramshankar Venkatakrishnan","orcid":"https://orcid.org/0000-0001-8539-8115"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I4210135837","display_name":"National Center for Supercomputing Applications","ror":"https://ror.org/03r10zj06","country_code":"US","type":"facility","lineage":["https://openalex.org/I157725225","https://openalex.org/I4210135837"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ramshankar Venkatakrishnan","raw_affiliation_strings":["National Center for Supercomputing Applications (NCSA)University of Illinois","National Center for Supercomputing Applications (NCSA), University of Illinois"],"affiliations":[{"raw_affiliation_string":"National Center for Supercomputing Applications (NCSA)University of Illinois","institution_ids":["https://openalex.org/I4210135837","https://openalex.org/I157725225"]},{"raw_affiliation_string":"National Center for Supercomputing Applications (NCSA), University of Illinois","institution_ids":["https://openalex.org/I4210135837","https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089434669","display_name":"Ashish Misra","orcid":"https://orcid.org/0000-0002-8626-5602"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I4210135837","display_name":"National Center for Supercomputing Applications","ror":"https://ror.org/03r10zj06","country_code":"US","type":"facility","lineage":["https://openalex.org/I157725225","https://openalex.org/I4210135837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashish Misra","raw_affiliation_strings":["National Center for Supercomputing Applications (NCSA)University of Illinois","National Center for Supercomputing Applications (NCSA), University of Illinois"],"affiliations":[{"raw_affiliation_string":"National Center for Supercomputing Applications (NCSA)University of Illinois","institution_ids":["https://openalex.org/I4210135837","https://openalex.org/I157725225"]},{"raw_affiliation_string":"National Center for Supercomputing Applications (NCSA), University of Illinois","institution_ids":["https://openalex.org/I4210135837","https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060025664","display_name":"Volodymyr Kindratenko","orcid":"https://orcid.org/0000-0002-9336-4756"},"institutions":[{"id":"https://openalex.org/I4210135837","display_name":"National Center for Supercomputing Applications","ror":"https://ror.org/03r10zj06","country_code":"US","type":"facility","lineage":["https://openalex.org/I157725225","https://openalex.org/I4210135837"]},{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Volodymyr Kindratenko","raw_affiliation_strings":["National Center for Supercomputing Applications (NCSA)University of Illinois","National Center for Supercomputing Applications (NCSA), University of Illinois"],"affiliations":[{"raw_affiliation_string":"National Center for Supercomputing Applications (NCSA)University of Illinois","institution_ids":["https://openalex.org/I4210135837","https://openalex.org/I157725225"]},{"raw_affiliation_string":"National Center for Supercomputing Applications (NCSA), University of Illinois","institution_ids":["https://openalex.org/I4210135837","https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044950819"],"corresponding_institution_ids":["https://openalex.org/I157725225","https://openalex.org/I4210135837"],"apc_list":null,"apc_paid":null,"fwci":2.3103,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.88211382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"22","issue":"4","first_page":"104","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8194582462310791},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7579163312911987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7452537417411804},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5988062620162964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5510667562484741},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46753427386283875},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18978270888328552}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8194582462310791},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7579163312911987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7452537417411804},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5988062620162964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5510667562484741},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46753427386283875},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18978270888328552}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mcse.2020.2996072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mcse.2020.2996072","pdf_url":null,"source":{"id":"https://openalex.org/S107923245","display_name":"Computing in Science & Engineering","issn_l":"1521-9615","issn":["1521-9615","1558-366X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320061","host_organization_name":"AIP Publishing","host_organization_lineage":["https://openalex.org/P4310320061","https://openalex.org/P4310320257"],"host_organization_lineage_names":["AIP Publishing","American Institute of Physics"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computing in Science & Engineering","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G3141805827","display_name":null,"funder_award_id":"1725729","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332222","display_name":"University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1984222112","https://openalex.org/W2094998159"],"related_works":["https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2612099726","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2160632767","https://openalex.org/W1608572506","https://openalex.org/W2135482679"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"and":[3,36,71,85],"OpenCL":[4,74],"are":[5,13],"the":[6,32,45,54],"two":[7,49],"leading":[8],"high-level":[9,50],"design":[10,34,51],"platforms":[11],"that":[12,23],"becoming":[14],"widely":[15],"used":[16],"for":[17,88],"programming":[18],"FPGAs.":[19],"Their":[20],"proponents":[21],"claim":[22],"these":[24,48],"tools":[25],"require":[26],"little":[27],"to":[28,77],"no":[29],"knowledge":[30],"of":[31,56,58],"hardware":[33],"principles":[35],"can":[37],"significantly":[38],"improve":[39],"developer's":[40],"productivity.":[41],"In":[42],"this":[43],"article,":[44],"author":[46,63],"explore":[47],"approaches":[52],"from":[53,83],"point":[55],"view":[57],"a":[59,79,89],"software":[60],"developer.":[61],"The":[62],"use":[64],"Xilinx":[65,72,90],"Vivado":[66],"HLS":[67],"C/C++":[68],"ver.":[69,75],"2019.1":[70,76],"SDAccel":[73],"implement":[78],"cross":[80],"-correlation":[81],"operation":[82],"scratch":[84],"synthesize":[86],"it":[87],"u250":[91],"Alveo":[92],"FPGA":[93],"board.":[94]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}