{"id":"https://openalex.org/W2103897623","doi":"https://doi.org/10.1109/mc.2003.1193230","title":"A formal approach to mpsoc performance verification","display_name":"A formal approach to mpsoc performance verification","publication_year":2003,"publication_date":"2003-04-01","ids":{"openalex":"https://openalex.org/W2103897623","doi":"https://doi.org/10.1109/mc.2003.1193230","mag":"2103897623"},"language":"en","primary_location":{"id":"doi:10.1109/mc.2003.1193230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.2003.1193230","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108503179","display_name":"Kai Richter","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Richter","raw_affiliation_strings":["Technical University of Braunschweig, Brunswick, Germany","Technische Univ. Braunschweig, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Technische Univ. Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091258259","display_name":"Marek Jersak","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Jersak","raw_affiliation_strings":["Technical University of Braunschweig, Brunswick, Germany","Technische Univ. Braunschweig, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Technische Univ. Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Ernst","raw_affiliation_strings":["Technical University of Braunschweig, Brunswick, Germany","Technische Univ. Braunschweig, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Technische Univ. Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94509681"],"apc_list":null,"apc_paid":null,"fwci":16.0159,"has_fulltext":false,"cited_by_count":167,"citation_normalized_percentile":{"value":0.99510404,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"36","issue":"4","first_page":"60","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9779281616210938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8513658046722412},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7262142300605774},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6071023344993591},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5856226682662964},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5850546360015869},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.571888267993927},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4664335548877716},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.46215492486953735},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17805612087249756}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9779281616210938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8513658046722412},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7262142300605774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6071023344993591},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5856226682662964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5850546360015869},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.571888267993927},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4664335548877716},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.46215492486953735},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17805612087249756},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.2003.1193230","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.2003.1193230","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W50083869","https://openalex.org/W166039044","https://openalex.org/W1511352992","https://openalex.org/W2102801019","https://openalex.org/W2109488193","https://openalex.org/W2120431055","https://openalex.org/W2124262702","https://openalex.org/W2125244741","https://openalex.org/W2133811601","https://openalex.org/W2138569213","https://openalex.org/W2160642395","https://openalex.org/W2165172064","https://openalex.org/W2167240608","https://openalex.org/W2262960161","https://openalex.org/W4247229772","https://openalex.org/W4253278820","https://openalex.org/W4254061087","https://openalex.org/W6602058072"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W53262038","https://openalex.org/W1976012348","https://openalex.org/W2502691491","https://openalex.org/W2120080222","https://openalex.org/W2002682434","https://openalex.org/W2051542972"],"abstract_inverted_index":{"Multiprocessor":[0],"system":[1,105,110],"on":[2,20,111],"chip":[3,112],"designs":[4],"use":[5],"complex":[6],"on-chip":[7],"networks":[8],"to":[9],"integrate":[10],"different":[11],"programmable":[12],"processor":[13],"cores,":[14],"specialized":[15],"memories,":[16],"and":[17,42,92],"other":[18],"components":[19],"a":[21,49,79,85,93],"single":[22],"chip.":[23],"MpSoC":[24,62],"have":[25],"been":[26],"become":[27,71],"the":[28,59,108],"architecture":[29],"of":[30,58],"choice":[31],"in":[32,52,61],"many":[33],"industries.":[34],"Their":[35],"heterogeneity":[36],"inevitably":[37],"increases":[38],"with":[39],"intellectual-property":[40],"integration":[41,46],"component":[43],"specialization.":[44],"System":[45],"is":[47,56],"becoming":[48],"major":[50],"challenge":[51],"their":[53],"design.":[54],"Simulation":[55],"state":[57],"art":[60],"performance":[63],"verification,":[64],"but":[65],"it":[66],"has":[67],"conceptual":[68],"disadvantages":[69],"that":[70,87,98],"disabling":[72],"as":[73],"complexity":[74],"increases.":[75],"Formal":[76],"approaches":[77,102],"offer":[78],"systematic":[80],"alternative.":[81],"The":[82],"article":[83],"presents":[84],"technology":[86],"uses":[88],"event":[89,95],"model":[90],"interfaces":[91],"novel":[94],"flow":[96],"mechanism":[97],"extends":[99],"formal":[100],"analysis":[101],"from":[103],"real-time":[104],"design":[106],"into":[107],"multiprocessor":[109],"domain.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}