{"id":"https://openalex.org/W1858391499","doi":"https://doi.org/10.1109/mc.1987.1663564","title":"System Architecture of a Gallium Arsenide One-Gigahertz Digital IC Tester","display_name":"System Architecture of a Gallium Arsenide One-Gigahertz Digital IC Tester","publication_year":1987,"publication_date":"1987-05-01","ids":{"openalex":"https://openalex.org/W1858391499","doi":"https://doi.org/10.1109/mc.1987.1663564","mag":"1858391499"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1987.1663564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1987.1663564","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097478967","display_name":"Fouts","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fouts","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107522067","display_name":"Johnson","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Johnson","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087107381","display_name":"Butner","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Butner","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110753025","display_name":"Long","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Long","raw_affiliation_strings":["University of California, Santa Barbara, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Barbara, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9209,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.76361222,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"20","issue":"5","first_page":"58","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7483454942703247},{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.6677919626235962},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6335710287094116},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6043986678123474},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5365133285522461},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5233016610145569},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.49979257583618164},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.48271486163139343},{"id":"https://openalex.org/keywords/vmebus","display_name":"VMEbus","score":0.47530731558799744},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.45914268493652344},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4493758976459503},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41432666778564453},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.25465792417526245},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20284339785575867},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15153422951698303},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09690558910369873}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7483454942703247},{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.6677919626235962},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6335710287094116},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6043986678123474},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5365133285522461},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5233016610145569},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.49979257583618164},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.48271486163139343},{"id":"https://openalex.org/C117180269","wikidata":"https://www.wikidata.org/wiki/Q1377238","display_name":"VMEbus","level":3,"score":0.47530731558799744},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.45914268493652344},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4493758976459503},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41432666778564453},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.25465792417526245},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20284339785575867},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15153422951698303},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09690558910369873},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.1987.1663564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1987.1663564","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6299999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320332500","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W182483070","https://openalex.org/W1572474464","https://openalex.org/W1619150150","https://openalex.org/W1964821159","https://openalex.org/W2031265126","https://openalex.org/W2055468379","https://openalex.org/W2057864178","https://openalex.org/W2076402261","https://openalex.org/W2106399346","https://openalex.org/W6607494430","https://openalex.org/W6676052608"],"related_works":["https://openalex.org/W2358919123","https://openalex.org/W4244067293","https://openalex.org/W2540227053","https://openalex.org/W1977903123","https://openalex.org/W2364422449","https://openalex.org/W4248493829","https://openalex.org/W2142323578","https://openalex.org/W2369875157","https://openalex.org/W4256453257","https://openalex.org/W1541336724"],"abstract_inverted_index":{"The":[0,87,107],"design":[1,24],"for":[2,9,61,74],"a":[3,26,45,80,92,110,116,121,127],"1-GHz":[4],"digital":[5],"integrated":[6],"circuit":[7],"tester":[8,88,108],"the":[10,23,34,48,52,62],"evaluation":[11],"of":[12,25,64,79,83,115],"custom":[13],"GaAs":[14,27,84],"chips":[15],"and":[16,51,57,97,99,126],"subsystems":[17],"is":[18,89],"discussed.":[19],"Technology-related":[20],"problems":[21,35],"affecting":[22],"computer":[28],"are":[29,67],"discussed,":[30],"with":[31],"emphasis":[32],"on":[33],"introduced":[36],"by":[37],"long":[38,81],"printed-circuit-board":[39],"interconnect.":[40],"High-speed":[41],"interface":[42,129],"modules":[43],"provide":[44],"link":[46],"between":[47,105],"low-speed":[49],"microprocessor":[50],"chip":[53],"under":[54],"test.":[55,132],"Memory-multiplexer":[56],"memory-shift":[58],"register":[59],"architectures":[60],"storage":[63,77],"test":[65],"vectors":[66],"described":[68],"in":[69],"addition":[70],"to":[71],"an":[72],"architecture":[73],"local":[75],"data":[76],"consisting":[78,114],"chain":[82],"shift":[85],"registers.":[86],"constructed":[90],"around":[91],"VME":[93],"system":[94],"card":[95],"cage":[96],"backplane,":[98],"very":[100],"little":[101],"high-speed":[102,128],"interconnect":[103],"exists":[104],"boards.":[106],"has":[109],"three":[111],"part":[112],"self-test":[113],"CPU":[117],"board":[118],"confidence":[119,124],"test,":[120,125],"main":[122],"memory":[123],"module":[130],"functional":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}