{"id":"https://openalex.org/W1700189899","doi":"https://doi.org/10.1109/mc.1987.1663508","title":"A Survey of Microprocessor Architectures for Memory Management","display_name":"A Survey of Microprocessor Architectures for Memory Management","publication_year":1987,"publication_date":"1987-03-01","ids":{"openalex":"https://openalex.org/W1700189899","doi":"https://doi.org/10.1109/mc.1987.1663508","mag":"1700189899"},"language":"en","primary_location":{"id":"doi:10.1109/mc.1987.1663508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1987.1663508","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097253250","display_name":"Furht","orcid":null},"institutions":[{"id":"https://openalex.org/I145608581","display_name":"University of Miami","ror":"https://ror.org/02dgjyy92","country_code":"US","type":"education","lineage":["https://openalex.org/I145608581"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Furht","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Miami, Coral Gables, FL, USA","University of Miami,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Miami, Coral Gables, FL, USA","institution_ids":["https://openalex.org/I145608581"]},{"raw_affiliation_string":"University of Miami,","institution_ids":["https://openalex.org/I145608581"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014877654","display_name":"Milutinovic","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Milutinovic","raw_affiliation_strings":["Purdue Univ., West LaFayette, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue Univ., West LaFayette, IN","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3584,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.9265269,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"20","issue":"3","first_page":"48","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9043259620666504},{"id":"https://openalex.org/keywords/paging","display_name":"Paging","score":0.7815115451812744},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.7438960075378418},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5355055332183838},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5343984961509705},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47419148683547974},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4404713809490204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.406510591506958},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.2855664789676666},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27865859866142273}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9043259620666504},{"id":"https://openalex.org/C50954386","wikidata":"https://www.wikidata.org/wiki/Q656083","display_name":"Paging","level":2,"score":0.7815115451812744},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.7438960075378418},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5355055332183838},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5343984961509705},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47419148683547974},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4404713809490204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.406510591506958},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.2855664789676666},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27865859866142273}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mc.1987.1663508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mc.1987.1663508","pdf_url":null,"source":{"id":"https://openalex.org/S178916657","display_name":"Computer","issn_l":"0018-9162","issn":["0018-9162","1558-0814"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320439","host_organization_name":"IEEE Computer Society","host_organization_lineage":["https://openalex.org/P4310320439","https://openalex.org/P4310319808"],"host_organization_lineage_names":["IEEE Computer Society","Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Computer","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1836469812","https://openalex.org/W1979203003","https://openalex.org/W1985264830","https://openalex.org/W1987377478","https://openalex.org/W1994942194","https://openalex.org/W2010468530","https://openalex.org/W2042600604","https://openalex.org/W2049336278","https://openalex.org/W2049352953","https://openalex.org/W2056444669","https://openalex.org/W2059368477","https://openalex.org/W2081179711","https://openalex.org/W2100530163","https://openalex.org/W2120837116","https://openalex.org/W2293221651","https://openalex.org/W2296123486","https://openalex.org/W2336679799","https://openalex.org/W4237211384","https://openalex.org/W4240370706","https://openalex.org/W4243823032","https://openalex.org/W4246333138"],"related_works":["https://openalex.org/W2138847","https://openalex.org/W2099380135","https://openalex.org/W2381395788","https://openalex.org/W261562921","https://openalex.org/W3000731046","https://openalex.org/W1698699620","https://openalex.org/W2953954757","https://openalex.org/W2501039532","https://openalex.org/W1421493983","https://openalex.org/W4243164802"],"abstract_inverted_index":{"This":[0],"article":[1,77],"presents":[2],"an":[3,93],"overview":[4],"of":[5,61,81,100],"current":[6,52,82,102,138],"16-":[7],"and":[8,29,44,47,65,67,70,104,108,114,130,133,144,147,153],"32-bit":[9],"microprocessor":[10],"architectures":[11],"that":[12],"support":[13,26,85],"memory":[14,27],"management.":[15],"The":[16,118],"authors":[17,119],"define":[18],"the":[19,59,76,79,98,101,111,125],"basic":[20],"requirements":[21],"for":[22],"a":[23],"processor":[24],"to":[25,58,84,91,96,109,123],"management":[28],"introduce":[30],"hierarchically":[31],"organized":[32],"memory.":[33],"They":[34,54,140],"describe":[35],"several":[36],"address":[37,72,94],"translation":[38],"schemes,":[39,151],"such":[40],"as":[41],"paging,":[42],"segmentation,":[43],"combined":[45],"paging/segmentation":[46],"discuss":[48,134,142],"their":[49,135],"implementation":[50,136],"in":[51,137],"microprocessors.":[53,139],"give":[55],"special":[56],"emphasis":[57],"application":[60],"associative":[62],"cache":[63],"memory,":[64,87],"analyze":[66],"compare":[68],"single-level":[69],"multi-level":[71],"mapping":[73],"schemes.":[74],"Futhermore,":[75],"discusses":[78],"capabilities":[80],"microprocessors":[83],"virtual":[86],"which":[88],"includes":[89],"abilities":[90],"recognize":[92],"fault,":[95],"abort":[97],"execution":[99],"instruction":[103,128,131],"save":[105],"necessary":[106],"information,":[107],"restore":[110],"saved":[112],"state":[113],"resume":[115],"normal":[116],"processing.":[117],"evaluate":[120,148],"two":[121,149],"methods":[122],"restart":[124,129],"interrupted":[126],"instruction,":[127],"continuation,":[132],"also":[141],"protection":[143,150],"security":[145],"issues,":[146],"hierarchical":[152],"nonhierarchical.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}